Invention Grant
- Patent Title: System and method for full-duplex MAC timing modifications
-
Application No.: US15410468Application Date: 2017-01-19
-
Publication No.: US09819476B2Publication Date: 2017-11-14
- Inventor: Vaneet Aggarwal , Rittwik Jana , Christopher W. Rice , Nemmara K. Shankaranarayanan
- Applicant: AT&T Intellectual Property I, L.P.
- Applicant Address: US GA Atlanta
- Assignee: AT&T Intellectual Property I, L.P.
- Current Assignee: AT&T Intellectual Property I, L.P.
- Current Assignee Address: US GA Atlanta
- Main IPC: H04B7/005
- IPC: H04B7/005 ; H04L5/14 ; H04W74/08 ; H04W72/04 ; H04W84/12

Abstract:
A system, method, and computer-readable storage media for reducing monopolization of a frequency channel during full-duplex communications. The MAC layer of governing communications can be modified to reduce likelihood of monopolization by (1) in networks which are exclusively filled with full-duplex devices, configuring non-communicating devices to ignore data collisions of communicating devices, requiring the communicating devices to wait for an standard backoff time after the data transmission is complete; and/or (2) in mixed half-duplex/full-duplex networks, requiring a half-duplex nodes and/or a full-duplex node to wait an extended duration after the data transmission is complete, while the non-communicating devices do not wait an extended duration.
Public/Granted literature
- US20170134151A1 SYSTEM AND METHOD FOR FULL-DUPLEX MAC TIMING MODIFICATIONS Public/Granted day:2017-05-11
Information query