- Patent Title: Coherent timer management in a multicore or multithreaded system
-
Application No.: US14797286Application Date: 2015-07-13
-
Publication No.: US09915969B2Publication Date: 2018-03-13
- Inventor: Ron-Michael Bar , Evgeni Ginzburg , Eran Glickman
- Applicant: Freescale Semiconductor, Inc.
- Applicant Address: US TX Austin
- Assignee: NXP USA, Inc.
- Current Assignee: NXP USA, Inc.
- Current Assignee Address: US TX Austin
- Main IPC: G06F1/04
- IPC: G06F1/04 ; G06F1/10

Abstract:
In a processing system, a method includes transmitting a timer expiration notification from a timer management component of a processor to one or more other components of the processor in response to expiration of a timer. The method further includes transmitting, from a component of the processor that requested instantiation of the timer, a timer release confirmation message to the timer management component in response to the timer expiration notification, the timer release confirmation message confirming that the component has released the timer. The method also includes preventing reallocation of a timer identifier (ID) associated with the timer to another timer after the expiration of the timer and until receipt of the timer release confirmation message at the timer management component.
Public/Granted literature
- US20170017259A1 COHERENT TIMER MANAGEMENT IN A MULTICORE OR MULTITHREADED SYSTEM Public/Granted day:2017-01-19
Information query