A display apparatus includes a display panel comprising a plurality of gate lines and a plurality of data lines, a gate driver circuit configured to generate a plurality of gate signals sequentially applied to the gate lines, and a timing controller configured to generate a reference control signal, the reference control signal adjusting at least one of a pulse-width and a phase of a predetermined gate signal among the gate signals.