Within an integrated-circuit (IC) memory device, and during a first interval, a first storage location within a first memory array and a second storage location within a second memory array are concurrently accessed via first and second external signaling interfaces, respectively. During a second interval, a third storage location within the first memory array and a fourth storage location within the second memory array are concurrently accessed via the first and second external signaling interfaces.