Invention Application
WO2008083180A3 GEOMETRY OF MOS DEVICE WITH LOW ON-RESISTANCE 审中-公开
具有低电阻性的MOS器件的几何

GEOMETRY OF MOS DEVICE WITH LOW ON-RESISTANCE
Abstract:
A Metal Oxide Semiconductor (MOS) device formed on a substrate and a method for forming the MOS device. The MOS device includes a drain region, a gate region surrounding the drain region, source regions arranged around the gate region and across from the drain region, and bulk regions arranged around the gate region and separating the source regions. The gate region is formed in a loop around the drain region. In this manner, the on-resistance (Ron) of a MOS device is decreased without also increasing the area of the MOS device.
Patent Agency Ranking
0/0