Invention Application
- Patent Title: QUANTUM-WELL-BASED SEMICONDUCTOR DEVICES
- Patent Title (中): 基于量子阱的半导体器件
-
Application No.: PCT/US2010/053218Application Date: 2010-10-19
-
Publication No.: WO2011071598A2Publication Date: 2011-06-16
- Inventor: DEWEY, Gilbert , CHAU, Robert S. , RADOSAVLJEVIC, Marko , METZ, Matthew V. , PILLARISETTY, Ravi
- Applicant: INTEL CORPORATION , DEWEY, Gilbert , CHAU, Robert S. , RADOSAVLJEVIC, Marko , METZ, Matthew V. , PILLARISETTY, Ravi
- Applicant Address: 2200 Mission College Boulevard MS: RNB-4-150 Santa Clara, California 95052 US
- Assignee: INTEL CORPORATION,DEWEY, Gilbert,CHAU, Robert S.,RADOSAVLJEVIC, Marko,METZ, Matthew V.,PILLARISETTY, Ravi
- Current Assignee: INTEL CORPORATION,DEWEY, Gilbert,CHAU, Robert S.,RADOSAVLJEVIC, Marko,METZ, Matthew V.,PILLARISETTY, Ravi
- Current Assignee Address: 2200 Mission College Boulevard MS: RNB-4-150 Santa Clara, California 95052 US
- Agency: VINCENT, Lester J. et al.
- Priority: US12/632,498 20091207
- Main IPC: H01L29/78
- IPC: H01L29/78 ; H01L21/336
Abstract:
Quantum- well-based semiconductor devices and methods of forming quantum- well-based semiconductor devices are described. A method includes providing a hetero- structure disposed above a substrate and including a quantum-well channel region. The method also includes forming a source and drain material region above the quantum-well channel region. The method also includes forming a trench in the source and drain material region to provide a source region separated from a drain region. The method also includes forming a gate dielectric layer in the trench, between the source and drain regions; and forming a gate electrode in the trench, above the gate dielectric layer.
Information query
IPC分类: