Invention Application
WO2011156650A2 LOW RESISTIVITY TUNGSTEN PVD WITH ENHANCED IONIZATION AND RF POWER COUPLING
审中-公开
具有增强离子化和射频功率耦合的低电阻TUNGSTEN PVD
- Patent Title: LOW RESISTIVITY TUNGSTEN PVD WITH ENHANCED IONIZATION AND RF POWER COUPLING
- Patent Title (中): 具有增强离子化和射频功率耦合的低电阻TUNGSTEN PVD
-
Application No.: PCT/US2011/039867Application Date: 2011-06-09
-
Publication No.: WO2011156650A2Publication Date: 2011-12-15
- Inventor: CAO, Yong , TANG, Xianmin , GANDIKOTA, Srinivas , WANG, Wei D. , LIU, Zhendong , MORAES, Kevin , RASHEED, Muhammad M. , NGUYEN, Thanh X. , JUPUDI, Ananthkrishna
- Applicant: APPLIED MATERIALS, INC. , CAO, Yong , TANG, Xianmin , GANDIKOTA, Srinivas , WANG, Wei D. , LIU, Zhendong , MORAES, Kevin , RASHEED, Muhammad M. , NGUYEN, Thanh X. , JUPUDI, Ananthkrishna
- Applicant Address: 3050 Bowers Avenue Santa Clara, CA 95054 US
- Assignee: APPLIED MATERIALS, INC.,CAO, Yong,TANG, Xianmin,GANDIKOTA, Srinivas,WANG, Wei D.,LIU, Zhendong,MORAES, Kevin,RASHEED, Muhammad M.,NGUYEN, Thanh X.,JUPUDI, Ananthkrishna
- Current Assignee: APPLIED MATERIALS, INC.,CAO, Yong,TANG, Xianmin,GANDIKOTA, Srinivas,WANG, Wei D.,LIU, Zhendong,MORAES, Kevin,RASHEED, Muhammad M.,NGUYEN, Thanh X.,JUPUDI, Ananthkrishna
- Current Assignee Address: 3050 Bowers Avenue Santa Clara, CA 95054 US
- Agency: PATTERSON, B. Todd et al.
- Priority: US61/353,554 20100610
- Main IPC: H01L29/78
- IPC: H01L29/78 ; H01L21/336 ; H01L29/43
Abstract:
Embodiments described herein provide a semiconductor device and methods and apparatuses of forming the same. The semiconductor device includes a substrate having a source and drain region and a gate electrode stack on the substrate between the source and drain regions. The gate electrode stack includes a conductive film layer on a gate dielectric layer, a refractory metal nitride film layer on the conductive film layer, a silicon-containing film layer on the refractory metal nitride film layer, and a tungsten film layer on the silicon-containing film layer. In one embodiment, the method includes positioning a substrate within a processing chamber, wherein the substrate includes a source and drain region, a gate dielectric layer between the source and drain regions, and a conductive film layer on the gate dielectric layer. The method also includes depositing a refractory metal nitride film layer on the conductive film layer, depositing a silicon-containing film layer on the refractory metal nitride film layer, and depositing a tungsten film layer on the silicon-containing film layer.
Information query
IPC分类: