A cell bias control circuit maximizes the performance of devices in the read/write path of memory cells (magnetic tunnel junction device + transistor) without exceeding leakage current or reliability limits by automatically adjusting multiple control inputs of the read/write path at the memory array according to predefined profiles over supply voltage, temperature, and process corner variations by applying any specific reference parameter profiles to the memory array.