Invention Application
- Patent Title: INTEGRATED CIRCUIT AND PROCESS FOR FAMILY OF DIGITAL LOGIC FUNCTIONS
-
Application No.: PCT/US2018/040031Application Date: 2018-06-28
-
Publication No.: WO2019006130A1Publication Date: 2019-01-03
- Inventor: FORGHANI-ZADEH, H., Pooya , KONNAIL, George, Vincent , OPOCZYNSKI, Christopher, Adam
- Applicant: TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
- Applicant Address: P.O. Box 655474, Mail Station 3999 Dallas, TX 75265-5474 US
- Assignee: TEXAS INSTRUMENTS INCORPORATED,TEXAS INSTRUMENTS JAPAN LIMITED
- Current Assignee: TEXAS INSTRUMENTS INCORPORATED,TEXAS INSTRUMENTS JAPAN LIMITED
- Current Assignee Address: P.O. Box 655474, Mail Station 3999 Dallas, TX 75265-5474 US
- Agency: DAVIS, JR., Michael, A. et al.
- Priority: US15/635,998 20170628
- Main IPC: H01L21/70
- IPC: H01L21/70 ; H03K19/00
Abstract:
A family of digital logic functions has the same specifications for input and output voltages and the same number of bond pads. A digital logic integrated circuit (1100) for the family includes: a substrate of semiconductor material having a core area (1104) and a peripheral area; a certain number of bond pads (1106-1 through 1106-14) formed in the peripheral area, the certain number of bond pads determining the total area of the substrate; programmable digital logic transistor circuitry formed in the core area for each of the digital logic functions in the family; programmable input and output circuitry formed in the peripheral area; programming circuitry for programming the programmable digital logic transistor circuitry into a selected digital logic function; and programmable input and output means for programming the input and output circuitry into input and output circuits for the selected digital logic function.
Information query
IPC分类:
