Invention Application
- Patent Title: INTEGRATED METHOD FOR LOW-COST WIDE BAND GAP SEMICONDUCTOR DEVICE MANUFACTURING
-
Application No.: PCT/US2021/060973Application Date: 2021-11-29
-
Publication No.: WO2022115683A2Publication Date: 2022-06-02
- Inventor: RAVI, Tirunelveli Subramaniam , GOGOI, Bishnu Prasanna
- Applicant: CRYSTAL TECHNOLOGIES LLC
- Applicant Address: 20 Harold Avenue
- Assignee: CRYSTAL TECHNOLOGIES LLC
- Current Assignee: CRYSTAL TECHNOLOGIES LLC
- Current Assignee Address: 20 Harold Avenue
- Priority: US17/533,516 2021-11-23
- Main IPC: H01L21/00
- IPC: H01L21/00 ; H01L21/02 ; H01L21/04 ; H01L21/18 ; H01L21/20 ; H01L21/30 ; H01L21/302 ; H01L21/304 ; H01L21/02019 ; H01L21/02271 ; H01L21/02378 ; H01L21/02389 ; H01L21/0243 ; H01L21/02447 ; H01L21/02529 ; H01L21/0254 ; H01L21/02639 ; H01L21/0265 ; H01L21/7806
Abstract:
In various embodiments methods for manufacturing low-cost wide band gap semiconductor devices are disclosed. In one embodiment, a method includes providing SiC substrate, etching the substrate to form patterned trenches from the defined patterned openings, removing the hard mask using a chemical process, cleaning the substrate with the patterned trenches, performing a buffer epitaxy on the substrate to form a uniform single crystal layer over the patterned trenches to create a plurality of micro voids, performing another epitaxy on the substrate using a fast epitaxial growth process to provide an active device epitaxial layer with high quality suitable to fabricate SiC devices, and after fabrication of the SiC devices, severing the two epitaxial layers with the device layer at the plurality of micro voids. Other embodiments are described and claimed.
Information query
IPC分类: