Invention Application
- Patent Title: PROGRAMMABLE FABRIC-BASED INSTRUCTION SET ARCHITECTURE FOR A PROCESSOR
-
Application No.: PCT/US2022/022007Application Date: 2022-03-25
-
Publication No.: WO2022271243A1Publication Date: 2022-12-29
- Inventor: SUBBAREDDY, Dheeraj , THAKUR, Anshuman , NALAMALPU, Ankireddy , HOSSAIN, MD Altaf
- Applicant: INTEL CORPORATION
- Applicant Address: 2200 Mission College Boulevard
- Assignee: INTEL CORPORATION
- Current Assignee: INTEL CORPORATION
- Current Assignee Address: 2200 Mission College Boulevard
- Agency: OSTERHAUS, Matthew, G. et al.
- Priority: US17/359,039 2021-06-25
- Main IPC: G06F9/30
- IPC: G06F9/30 ; G06F17/16 ; G06F9/3001 ; G06F9/30123 ; G06F9/3016 ; G06F9/3879 ; G06F9/3881 ; G06F9/3897
Abstract:
A semiconductor device may include a programmable fabric and a processor (130). The processor may utilize one or more extension architectures (400). At least one of these extension architectures (400) may be used to integrate and/or embed the programmable fabric into the processor (130) as part of the processor (130). Specifically, a buffer of the extension architecture (400) may be used to load data to and store data from the programmable fabric.
Information query
