利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

6 条记录 (耗时 0.009 秒)

    Programmable controller
    4.
    发明公开
    Programmable controller 失效
    可编程控制器

    公开(公告)号：EP0136699A3

    公开(公告)日：1987-06-16

    申请号：EP84111774

    申请日：1984-10-02

    申请人： HITACHI, LTD.

    发明人： Okamoto, Tadashi ,  Shimoyama, Kazuhiko ,  Yamaoka, Hiromasa ,  Takakura, Mitsuro

    IPC分类号： G06F09/34

    CPC分类号： G06F9/355 ,  G05B19/05 ,  G05B2219/15105 ,  G06F9/35

    摘要： A programmable controller for controlling a plant on the basis of a stored program includes a processing unit (1) for reading out an instruction from a program memory (13) to process the instruction. In the processing unit, it is determined whether the instruction read out from the memory (13) is an instruction taking a register-modified addressing mode or an instruction taking a direct addressing mode. When the read-out instruction is an instruction taking the direct addressing mode, a plant is directly addressed by the address part of the instruction. Then, an arithmetic operation is performed using the state information which is read out from the plant thus addressed, or plant control information is sent from the processing unit to the plant thus addressed.

    摘要翻译： 一种用于基于存储的程序来控制工厂的可编程控制器包括用于从程序存储器（13）读出指令以处理该指令的处理单元（1）。 在处理单元中，确定从存储器（13）读出的指令是采取寄存器修改寻址模式的指令还是采取直接寻址模式的指令。 当读出指令是采取直接寻址模式的指令时，工厂直接由指令的地址部分寻址。 然后，使用从如此寻址的设备读出的状态信息执行算术运算，或者将设备控制信息从处理单元发送到如此处理的设备。

    Programmable controller
    5.
    发明公开
    Programmable controller 失效
    可编程控制器。

    公开(公告)号：EP0136699A2

    公开(公告)日：1985-04-10

    申请号：EP84111774.0

    申请日：1984-10-02

    申请人： HITACHI, LTD.

    发明人： Okamoto, Tadashi ,  Shimoyama, Kazuhiko ,  Yamaoka, Hiromasa ,  Takakura, Mitsuro

    IPC分类号： G06F9/34

    CPC分类号： G06F9/355 ,  G05B19/05 ,  G05B2219/15105 ,  G06F9/35

    摘要： A programmable controller for controlling a plant on the basis of a stored program includes a processing unit (1) for reading out an instruction from a program memory (13) to process the instruction. In the processing unit, it is determined whether the instruction read out from the memory (13) is an instruction taking a register-modified addressing mode or an instruction taking a direct addressing mode. When the read-out instruction is an instruction taking the direct addressing mode, a plant is directly addressed by the address part of the instruction. Then, an arithmetic operation is performed using the state information which is read out from the plant thus addressed, or plant control information is sent from the processing unit to the plant thus addressed.

    Data transmission bus system for a plurality of processors
    6.
    发明公开
    Data transmission bus system for a plurality of processors 失效
    Datenübertragungsbussystemfürmehrere Prozessoren。

    公开(公告)号：EP0076494A2

    公开(公告)日：1983-04-13

    申请号：EP82109102.2

    申请日：1982-10-01

    申请人： Hitachi, Ltd.

    发明人： Takakura, Mitsuro ,  Shimoyama, Kazuhiko ,  Okamoto, Tadashi ,  Azusawa, Noboru ,  Yoshida, Takenari ,  Saito, Yutaka ,  Sakurai, Takakazu ,  Kitani, Susumu ,  Kikuchi, Yuji ,  Kamigane, Yoshihiro

    IPC分类号： G06F13/00 ,  G06F15/16

    CPC分类号： G06F15/161 ,  G06F13/366

    摘要： A data transmission system for transferring data between a plurality of processors (200A - 200G, 200Z, 2000) and between the processors and an input/output unit (303) through a common bus (301) has linkage units (300A - 300G, 300Z, 300L) between the processors and the bus and an address controller (302) to manage the bus. Each of the linkage units has a two-port random access memory (42A - 42G) for storing data necessary for the processor. The processor processes the data stored in the memory and writes a result of the processing in an output area of the memory. The processing of the processors and the data transfer through the bus are essentially separated and carried out independently.

    摘要翻译： 用于通过公共总线（301）在多个处理器（200A-200G，200Z，2000）之间以及处理器与输入/输出单元（303）之间传送数据的数据传输系统具有连接单元（300A-300G，300Z ，300L）和地址控制器（302）之间，用于管理总线。 每个联动单元具有用于存储处理器所需的数据的双端口随机存取存储器（42A-42G）。 处理器处理存储在存储器中的数据，并将处理结果写入存储器的输出区域。 处理器的处理和通过总线的数据传输基本上是分开的，并且是独立执行的。