利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

2 条记录 (耗时 0.011 秒)

    Delay circuit for ring oscillator with power supply noise compensation
    1.
    发明公开
    Delay circuit for ring oscillator with power supply noise compensation 有权
    具有电源噪声补偿的环形振荡器的延迟电路

    公开(公告)号：EP1178610A2

    公开(公告)日：2002-02-06

    申请号：EP01402082.0

    申请日：2001-08-01

    申请人： SONY CORPORATION

    发明人： Tachimori, Hiroshi, c/o Sony LSI Design Corp

    IPC分类号： H03L7/099 ,  H03K3/011 ,  H03K3/0231

    CPC分类号： H03K3/013 ,  H03K3/0315 ,  H03K5/133 ,  H03K2005/00039 ,  H03K2005/00065 ,  H03K2005/00071 ,  H03K2005/00195 ,  H03K2005/00202 ,  H03L7/0812 ,  H03L7/0893 ,  H03L7/0995

    摘要： An inverter type delay circuit, voltage-controlled oscillation circuit, and voltage-controlled delay circuit capable of realizing simplification of circuit configuration, reduction of an effect of power source noise, and reduction of jitter, wherein a delay circuit (100), voltage-controlled oscillation circuit, and voltage-controlled delay circuit comprised of a plurality of delay stages controlled in drive current in accordance with a bias voltage or a control voltage (Vcnt1, ..., Vcntj) and determined in delay time by the drive current, adding a change (ΔVdd) of a power source voltage (Vdd) to the above bias voltage or control voltage (Vcnt1, ..., Vcntj) by a predetermined ratio (kc1, ..., kcj) and supplying a result of the addition (Vc1, ... Vcj) to the above delay stages to suppress the power source voltage dependencies of the delay times of the delay stages, or connecting by a predetermined ratio a plurality of delay stages having different power source voltage dependencies, for example, power source voltage dependencies of opposite delay times, to suppress the power source voltage dependencies of delay times of the delay stages are realized.

    摘要翻译： 本发明提供一种能够实现电路结构的简单化，电源噪声的影响的降低以及抖动的降低的反相器型延迟电路，电压控制振荡电路以及电压控制延迟电路，其中，延迟电路（100） 受控振荡电路和由控制驱动电流的多个延迟级构成的电压控制延迟电路，所述多个延迟级根据偏置电压或控制电压（Vcnt1，...，Vcntj）在驱动电流的延迟时间内被确定， 将电源电压（Vdd）的变化（ΔVdd）加上上述偏置电压或控制电压（Vcnt1，...，Vcntj）预定的比率（kc1，...，kcj），并提供 （Vc1，... Vcj）加到上述延迟级以抑制延迟级的延迟时间的电源电压依赖性，或者以预定比率连接具有不同电源电压依赖性的多个延迟级， 例如实现相反延迟时间的电源电压依赖性，以抑制延迟级的延迟时间的电源电压依赖性。