摘要:
A modulus counter (13B) counts first clock pulses (PCK1) to modulus M and ouputs the count value (Cm) as an m-bit reference signal (S R ), M being an integer. A latch circuit (14) samples and holds the reference signal in response to a trigger signal (Tr) generated by a trigger signal generator (17) in synchronism with an input signal (Sx). A high-speed counter (16) is supplied with second clock pulses (PCK2) of a frequency higher than that of the first clock pulses and starts counting the second clock pulses in response to the trigger signal and stops the counting in response to a first one of the first clock pulses immediately thereafter. A data processor (18) converts the n-bit count value (Cn) of the high-speed counter to n-bit data corresponding to a phase fraction of a phase quantization step in the latch, combines the n-bit data as low-order bits with m-bit data from the latch and outputs the combined data as phase difference data.
摘要:
In a receiver comprising a receiver filter (12) with a frequency attenuation band and a pilot oscillator (25) for generating a pilot oscillation signal with a pilot frequency in the frequency attenuation band, a coupler (26) couples the pilot oscillation signal and a filtered receiver signal of the receiver filter into a coupled signal. A low noise amplifier (13) amplifies the coupled signal into an amplified signal which comprises an amplified receiver signal derived from the filtered receiver signal and an amplified pilot oscillation signal derived from the pilot oscillation siganl. A branching filter (27) branches the amplified signal into the amplified receiver signal and the amplified pilot oscillation signal. A pilot signal detector unit (28) detects the amplified pilot oscillation signal to produce a direct pilot signal. A failure monitoring unit (29) monitors the direct pilot signal to produce a fault signal when the direct pilot signal is found faulty.
摘要:
A radio repeater includes a circuit for monitoring the spillover signal (6) from a transmitting antenna (3) to a receiving antenna (1). The repeater includes a frequency converter (12,10) which slightly offsets the transmitted frequency (f₁+Δf) from the received service signal frequency (f₁); and a signal detector (14) which measures the offset frequency component Δf) in the received signal. The offset frequency is preferably around 100Hz, so that it is higher than the fading frequency of the received signal, but is low enough not to affect the operation of remote receivers receiving the transmitted signal. The measured spillover level is used to control the gain of the repeater and/or to cancel the spillover signal, so that the repeater can have the maximum gain which can be achieved without suffering from oscillation.
摘要:
A modulus counter (13B) counts first clock pulses (PCK1) to modulus M and ouputs the count value (Cm) as an m-bit reference signal (S R ), M being an integer. A latch circuit (14) samples and holds the reference signal in response to a trigger signal (Tr) generated by a trigger signal generator (17) in synchronism with an input signal (Sx). A high-speed counter (16) is supplied with second clock pulses (PCK2) of a frequency higher than that of the first clock pulses and starts counting the second clock pulses in response to the trigger signal and stops the counting in response to a first one of the first clock pulses immediately thereafter. A data processor (18) converts the n-bit count value (Cn) of the high-speed counter to n-bit data corresponding to a phase fraction of a phase quantization step in the latch, combines the n-bit data as low-order bits with m-bit data from the latch and outputs the combined data as phase difference data.
摘要:
For supply to first and second feedforward distortion compensating circuits 33(1), 33(2) connected in parallel, a two-divider 31 divides into signals of a common phase and a common amplitude an input radio frequency signal supplied to an input terminal 11. A two-combiner 35 combines component outputs of the feedforward circuits in inphase as an amplified output signal which is supplied to an output terminal 13. In general, N feedforward circuits (N being an integer not less than two) are connected in parallel and are supplied with the input radio frequency signal through an N-divider. Component outputs of the feedforward circuits are combined in inphase as the output signal by an N-combiner. Alternatively, the input radio frequency signal is divided into signals of a predetermined phase difference and of a common amplitude by the N-divider. In this case, the component outputs of the feedforward circuits are combined in a phase of cancelling the predetermined phase difference by the N-combiner.
摘要:
In a power amplifying apparatus which has a high-frequency power divider and combiner and two to four parallel-operated power amplifiers, in which a change is made in the number of the parallel-operated power amplifiers so as to adjust output power, there are provided a power dividing circuit D₁ having a transmission line Wd₅₁ serving as an impedance transformer set in such a manner that the power loss is minimized by assigning an intermediate number 3 between 2 and 4 both of which indicate the number of divisions, and having four output terminals, and a power combining circuit S₁ having a transmission line Ws₅₁ serving as an impedance transformer set in such a manner that the power loss is minimized by assigning the intermediate number 3 indicative of the number of combinations, and having four input terminals.
摘要翻译:在具有高频功率分配器和组合器的功率放大装置和两到四个并联操作的功率放大器中,其中并行操作的功率放大器的数量改变以便调节输出功率, 提供了具有用作阻抗变换器的传输线Wd psi <5>的功率分配电路D5,以使得通过分配2到4之间的中间数3来最小化功率损耗,二者都表示数字 并具有四个输出端子,以及具有用作阻抗变换器的传输线W s psi <5的功率组合电路S 5,其设置为通过分配中间数字3来指示功率损耗最小化 的组合数量,并具有四个输入端子。
摘要:
In a receiver comprising a receiver filter (12) with a frequency attenuation band and a pilot oscillator (25) for generating a pilot oscillation signal with a pilot frequency in the frequency attenuation band, a coupler (26) couples the pilot oscillation signal and a filtered receiver signal of the receiver filter into a coupled signal. A low noise amplifier (13) amplifies the coupled signal into an amplified signal which comprises an amplified receiver signal derived from the filtered receiver signal and an amplified pilot oscillation signal derived from the pilot oscillation siganl. A branching filter (27) branches the amplified signal into the amplified receiver signal and the amplified pilot oscillation signal. A pilot signal detector unit (28) detects the amplified pilot oscillation signal to produce a direct pilot signal. A failure monitoring unit (29) monitors the direct pilot signal to produce a fault signal when the direct pilot signal is found faulty.