公开(公告)号：EP1994640A4

公开(公告)日：2009-03-04

申请号：EP06840438

申请日：2006-12-11

申请人： SIRIFIC WIRELESS CORP

发明人： HOLDEN ALAN R

IPC分类号： H03M1/12 ,  H03H17/00 ,  H03M1/18 ,  H03M3/02 ,  H04B1/16

CPC分类号： H04B1/30 ,  H04B1/0028 ,  H04B1/0032

摘要： A CMOS hybrid analog-digital receiver core where filtering and gain functions are implemented in the digital domain. The analog portion of the receiver core includes standard circuits such as a low noise amplifier for receiving an RF input signal, and a mixer circuit for down-converting the RF input signal to a base band frequency signal. The analog to digital conversion function is provided by a merged ADC filter circuit having a low order filter stage and an ADC stage. The low order filter stage performs low order filtering of the base band signal to reduce dynamic range and clock requirements for subsequent analog to digital conversion the ADC stage. The two circuit stages are considered to be merged since they both consist of an interconnection of identical transconductance cells, where each transconductance cell includes a series of interconnected CMOS inverters.