公开(公告)号：EP2601584A1

公开(公告)日：2013-06-12

申请号：EP11814964.0

申请日：2011-06-30

申请人： Sonics, INC.

发明人： SRINIVASAN, Krishnan ,  KHAZHAKYAN, Ruben ,  ASLANYAN, Harutyun ,  WINGARD, Drew, E. ,  CHOU, Chien-chun

IPC分类号： G06F13/00 ,  G06F1/10

CPC分类号： G06F9/526 ,  G06F12/0879 ,  G06F12/0882

摘要： A method, apparatus, and system in which an integrated circuit comprises an initiator Intellectual Property (IP) core, a target IP core, an interconnect, and a tag and thread logic. The target IP core may include a memory coupled to the initiator IP core. Additionally, the interconnect can allow the integrated circuit to communicate transactions between one or more initiator Intellectual Property (IP) cores and one or more target IP cores coupled to the interconnect. A tag and thread logic can be configured to concurrently perform per-thread and per-tag memory access scheduling within a thread and across multiple threads such that the tag and thread logic manages tags and threads to allow for per-tag and per-thread scheduling of memory accesses requests from the initiator IP core out of order from an initial issue order of the memory accesses requests from the initiator IP core.