公开(公告)号：US20220066940A1

公开(公告)日：2022-03-03

申请号：US17007133

申请日：2020-08-31

Applicant: ADVANCED MICRO DEVICES, INC.

Inventor： Johnathan ALSOP ,  Pouya FOTOUHI ,  Bradford BECKMANN ,  Sergey BLAGODUROV

IPC: G06F12/0891 ,  G06F12/0811 ,  G06F12/0882 ,  G06F9/30

Abstract: A processing system limits the propagation of unnecessary memory updates by bypassing writing back dirty cache lines to other levels of a memory hierarchy in response to receiving an indication from software executing at a processor of the processing system that the value of the dirty cache line is dead (i.e., will not be read again or will not be read until after it has been overwritten). In response to receiving an indication from software that data is dead, a cache controller prevents propagation of the dead data to other levels of memory in response to eviction of the dead data or flushing of the cache at which the dead data is stored.