公开(公告)号：US20210117360A1

公开(公告)日：2021-04-22

申请号：US17134361

申请日：2020-12-26

Applicant: Intel Corporation

Inventor： Patrick G. KUTCH ,  Andrey CHILIKIN ,  Niall D. MCDONNELL ,  Brian A. KEATING ,  Naveen LAKKAKULA ,  Ilango S. GANGA ,  Venkidesh KRISHNA IYER ,  Patrick FLEMING ,  Lokpraveen MOSUR

IPC: G06F13/40 ,  G06F9/50 ,  G06F3/06

Abstract: Examples described herein include a system comprising: a processing unit package comprising: at least one core and at least one offload processing device communicatively coupled inline between the at least one core and a network interface controller, the at least one offload processing device configurable to perform packet processing. In some examples, the at least one offload processing device is to allow mapping of packet processing pipeline stages of networking applications among software running on the at least one core and the at least one offload processing device to permit flexible entry, exit, and re-entry points among the at least one core and the at least one offload processing device.