-
1.
公开(公告)号:US20180375689A1
公开(公告)日:2018-12-27
申请号:US15775161
申请日:2015-12-18
Applicant: Intel IP Corporation
IPC: H04L25/02
CPC classification number: H04L25/0204 , H04L25/0228 , H04L25/0244
Abstract: A network device generates a successive joint channel estimation based on interference cancellation processes to eliminate or reduce colliding interferences (colliders) at a receiver end. A selection component selects a strongest interference collider from among pseudo noise sequences operating as colliders. A 2 by 2 matrix successive joint channel estimation component performs a successive 2 by 2 matrix joint channel estimation with an initial correlation metric between the strongest interference collider and each remaining interference collider in a first iteration of a set of iterations. A correlation metric component generates an updated correlation metric vector based on the 2 by 2 matrix joint channel estimation. Another 2 by 2 matrix joint channel estimation is then performed with the updated correlation metric vector between a next strongest interference collider and remaining interference colliders of the plurality of interference colliders at a second iteration of the set of iterations.
-
公开(公告)号:US10098029B2
公开(公告)日:2018-10-09
申请号:US14956415
申请日:2015-12-02
Applicant: Intel IP Corporation
Inventor: Zhibin Yu , Tianyan Pu , Qing Xu
IPC: H04W24/10 , H04B17/309
Abstract: A method for performing reference signal measurements on a plurality of cells may include obtaining a plurality of channel quality metrics for the plurality of cells, assigning a plurality of cell measurement priority rankings to the plurality of cells based on the plurality of channel quality metrics, based on the plurality of cell measurement priority rankings, selecting one or more target cells from the plurality of cells to measure during one or more reference signal periods to obtain a plurality of reference signal measurements, and reporting the plurality of reference signal measurements to a communication network.
-
公开(公告)号:US10805118B2
公开(公告)日:2020-10-13
申请号:US15775161
申请日:2015-12-18
Applicant: Intel IP Corporation
IPC: H04L25/02
Abstract: A network device generates a successive joint channel estimation based on interference cancellation processes to eliminate or reduce colliding interferences (colliders) at a receiver end. A selection component selects a strongest interference collider from among pseudo noise sequences operating as colliders. A 2 by 2 matrix successive joint channel estimation component performs a successive 2 by 2 matrix joint channel estimation with an initial correlation metric between the strongest interference collider and each remaining interference collider in a first iteration of a set of iterations. A correlation metric component generates an updated correlation metric vector based on the 2 by 2 matrix joint channel estimation. Another 2 by 2 matrix joint channel estimation is then performed with the updated correlation metric vector between a next strongest interference collider and remaining interference colliders of the plurality of interference colliders at a second iteration of the set of iterations.
-
公开(公告)号:US10255144B2
公开(公告)日:2019-04-09
申请号:US15611625
申请日:2017-06-01
Applicant: Intel IP Corporation
Inventor: Florian Eckardt , Zhibin Yu , Qing Xu
Abstract: The disclosure relates to a decoding device, comprising: a receiver configured to provide a sequence of information bits comprising context redundancy information, wherein the sequence of information bits is encoded based on a predefined channel code; a trellis generation logic configured to generate a plurality of trellis states based on the sequence of information bits and the channel code; a trellis reduction logic configured to reduce the plurality of trellis states by at least one trellis state based on the context redundancy information; and a decoder configured to decode the sequence of information bits by using a metric based on the reduced number of trellis states.
-
5.
公开(公告)号:US09974039B2
公开(公告)日:2018-05-15
申请号:US14977463
申请日:2015-12-21
Applicant: Intel IP Corporation
Inventor: Zhibin Yu , Qing Xu , Tianyan Pu
CPC classification number: H04W56/0055 , H04B17/327 , H04L5/00 , H04L5/0048 , H04L5/0051 , H04L27/2601 , H04L27/261 , H04W52/04 , H04W52/383
Abstract: Embodiments of a User Equipment (UE) and methods for determination of a side-link reference signal received power (S-RSRP) are disclosed herein. The UE may receive a signal from a second UE as part of a device-to-device (D2D) communication. The UE may determine a resource element (RE) block size to be used for a determination of the S-RSRP. The RE block size may be based on a delay spread of a channel between the UE and the second UE. The UE may determine the S-RSRP based on multiple summations, sizes of which may be based on the determined RE block size.
-
-
-
-