公开(公告)号：US20220179810A1

公开(公告)日：2022-06-09

申请号：US17539797

申请日：2021-12-01

Applicant: STMicroelectronics (Rousset) SAS

Inventor： Sandrine LENDRE ,  Herve CASSAGNES

IPC: G06F13/28

Abstract: A system on chip (SoC) includes a system clock device configured to generate at least one system clock signal, a first area with a central processing unit and a second area with a direct memory access (DMA) circuit, a peripheral coupled to the DMA circuit, and a memory containing peripheral configuration descriptor(s) executable by the DMA circuit. In a first mode of SoC operation, the system clock device delivers the system clock signal to all areas. In a second mode of SoC operation, the system clock device does not deliver the system clock signal to any area. In a third mode of SoC operation, the system clock device distributes the system clock signal to a part of the second area without delivering the system clock signal to the other areas and the DMA circuit configures the peripheral in response to the execution of the configuration descriptor(s).

公开(公告)号：US20230325336A1

公开(公告)日：2023-10-12

申请号：US18133214

申请日：2023-04-11

Applicant: STMicroelectronics (Rousset) SAS

Inventor： Nicolas SAUX ,  Sebastien METZGER ,  Herve CASSAGNES

IPC: G06F13/40 ,  G06F1/24 ,  G06F1/10

CPC classification number: G06F13/405 ,  G06F1/24 ,  G06F1/10 ,  G06F2213/0038

Abstract: The system on a chip includes at least a first digital domain configured to be reinitialized by a first reinitialization signal, a second digital domain and an interface circuit. The interface circuit includes a starting register in the first digital domain, a destination register in the second digital domain and a synchronization circuit in the first digital domain. The interface circuit is configured to transfer data from the starting register to the destination register upon command of a control signal transmitted by the synchronization circuit. The starting register and the synchronization circuit are configured to not be reinitialized by the first reinitialization signal.

公开(公告)号：US20220066524A1

公开(公告)日：2022-03-03

申请号：US17396070

申请日：2021-08-06

Applicant: STMICROELECTRONICS (ROUSSET) SAS

Inventor： Herve CASSAGNES ,  Cyril MOULIN ,  Jean-Michel GRIL-MAFFRE

IPC: G06F1/24 ,  H03K17/22 ,  H03K19/17736

Abstract: Integrated circuit, method for resetting and computer program product. The integrated circuit comprises a first portion and a second portion. The first portion comprises a reset input configured to receive a reset signal, an activation module connected to the reset input. The activation module is configured to activate the second portion upon reception of the reset signal. The first portion comprises an emissions module configured to emit a replicated reset signal. The second portion can be selectively activated or deactivated. The second portion comprises a reset input configured to receive the replicated reset signal of the emissions module, a determination module configured to determine that an elapsed time starting from the activation of the second portion of the circuit oversteps a threshold.