公开(公告)号：US20030071689A1

公开(公告)日：2003-04-17

申请号：US10244113

申请日：2002-09-13

Applicant: STMicroelectronics S.r.I.

Inventor： Antonio Magazzu ,  Benedetto Marco Marletta ,  Giuseppe Gramegna ,  Alessandro D'Aquila

IPC: H03L007/00

CPC classification number: H03K17/162 ,  H03L7/0891 ,  H03L7/183

Abstract: A method and a circuit for minimizing glitches in phase-locked loops is presented. The circuit includes an input terminal connected to an input of a phase detector; a series of a charge pump generator, a filter and a voltage controlled oscillator connected downstream of the phase detector; and a frequency divider feedback connected between an output of the voltage controlled oscillator and a second input of the phase detector. The circuit provides for the inclusion of a compensation circuit connected between the charge pump generator and the filter to absorb an amount of the charge passed therethrough. This compensation circuit includes a storage element connected in series to two switches. The first switch is coupled to and controlled by an output of the charge pump and the second switch is coupled to and controlled by an output of a phase detector.