-
公开(公告)号:US20240224721A1
公开(公告)日:2024-07-04
申请号:US18232918
申请日:2023-08-11
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Seungrae KIM , Seulki KIM , Yeeun KANG , Jaehyun LEE , Jongbum CHOI
IPC: H10K59/80 , H10K59/12 , H10K59/124 , H10K71/16 , H10K71/20
CPC classification number: H10K59/873 , H10K59/1201 , H10K59/124 , H10K71/166 , H10K71/231
Abstract: A display apparatus includes a substrate, a first insulating layer disposed on the substrate in a display area and a peripheral area of the substrate, a thin-film transistor disposed on the substrate in the display area, a light-emitting diode electrically connected to the thin-film transistor and including a sub-pixel electrode, an encapsulation layer disposed on the light-emitting diode and including a first inorganic encapsulation layer, a second inorganic encapsulation layer, and an organic encapsulation layer between the first inorganic encapsulation layer and the second inorganic encapsulation layer, and a first dam portion and a second dam portion, which are disposed on the first insulating layer of the peripheral area and arranged in a direction from the display area toward the peripheral area, where a first valley is defined through the first insulating layer between the first dam portion and the second dam portion.
-
公开(公告)号:US20230123185A1
公开(公告)日:2023-04-20
申请号:US17878449
申请日:2022-08-01
Applicant: Samsung Display Co., Ltd.
Inventor: Hyun KIM , Seulki KIM , Kapsoo YOON , Woogeun LEE , Seungha CHOI , Yeeun KANG , Shoyeon KIM , Seungrae KIM , Donghyun WON , Kwangsoo LEE
Abstract: A display apparatus includes a semiconductor layer arranged on a substrate and including a channel area and a source area and a drain area respectively arranged at both sides of the channel area, the semiconductor layer including an opening portion arranged to be adjacent to one of the source area and the drain area, an electrode overlapping in a plan view and electrically connected to one of the source area and the drain area, and an insulating pattern arranged between the semiconductor layer and the electrode, wherein a first edge of the electrode adjacent to the opening portion is spaced apart from the opening portion, and an edge portion of the insulating pattern adjacent to the opening portion is spaced apart from the opening portion.
-