公开(公告)号：US09859320B2

公开(公告)日：2018-01-02

申请号：US15393006

申请日：2016-12-28

Applicant: XINTEC INC.

Inventor： Shun-Wen Long ,  Guo-Jyun Chiou ,  Meng-Han Kuo ,  Ming-Chieh Huang ,  Hsi-Chien Lin ,  Chin-Kang Chen ,  Yi-Pin Chen

IPC: H01L27/14 ,  H01L27/146

CPC classification number: H01L27/14629 ,  H01L27/14623 ,  H01L27/14636 ,  H01L27/14685 ,  H01L27/14698 ,  H01L2224/11

Abstract: A chip package includes a chip, an insulating layer and a conductive layer. The chip includes a substrate, an epitaxy layer, a device region and a conductive pad. The epitaxy layer is disposed on the substrate, and the device region and the conductive pad are disposed on the epitaxy layer. The conductive pad is at a side of the device region and connected to the device region. The conductive pad protrudes out of a side surface of the epitaxy layer. The insulating layer is disposed below the substrate and extended to cover the side surface of the epitaxy layer. The conductive layer is disposed below the insulating layer and extended to contact the conductive pad. The conductive layer and the side surface of the epitaxy layer are separated by a first distance.