公开(公告)号：US10110234B1

公开(公告)日：2018-10-23

申请号：US15654506

申请日：2017-07-19

Applicant: Xilinx, Inc.

Inventor： Uma E. Durairajan ,  Subodh Kumar ,  Adam Elkins ,  Ghazaleh Mirjafari ,  Amitava Majumdar

IPC: H03K19/177 ,  G01R31/3185

Abstract: Methods and apparatus are described for providing and operating an efficient infrastructure to implement a built-in clock stop and scan dump (CSSD) scheme for fabric blocks, such as block random access memory (BRAM), UltraRAM (URAM), digital signal processing (DSP) blocks, configurable logic elements (CLEs), and the like. This is a very useful feature for system debug and can also be applied for emulation use cases (e.g., FPGA emulation). This scheme can be applied to any tiled architecture that has highly repetitive blocks. The infrastructure may include a DFx controller shared across multiple tiled blocks with some distributed logic in each block, in an effort to minimize or at least reduce area overhead. The infrastructure may also minimize or at least reduce utilization of fabric resources in an effort to ensure the least perturbation of the original design, such that the design issues being debugged can be easily reproduced.