Abstract:
A signal processor (30) is provided. The signal processor (30) is configured to receive a first analog signal and convert the first analog signal into a digital signal. The digital signal is transmitted across an electrical barrier and converted into a scaled pulse width modulation signal. The scaled pulse width modulation signal is then converted into a scaled second analog signal, which is output by the signal processor (30).