公开(公告)号：US10447289B1

公开(公告)日：2019-10-15

申请号：US16009923

申请日：2018-06-15

Applicant: Analog Devices, Inc.

Inventor： Akira Shikata ,  Junhua Shen

IPC: H03M1/06 ,  H03M1/08 ,  H03M1/00

Abstract: Improvements in analog-to-digital converter (ADC) circuit accuracy are described that can utilize a digital-to-analog converter (DAC) circuit with one or more redundant unit elements, or one or more bits redundancy or non-binary weighted capacitors, and can reuse the existing DAC circuit for noise reduction to save power and die area. An ADC circuit can use redundancy bit(s), e.g., one or more DAC unit elements of a main DAC, and the remaining lower bits of the main DAC for repeated bit trials, and can average the data from the repeated bit trials to suppress noise from conversions.