公开(公告)号：US20190036684A1

公开(公告)日：2019-01-31

申请号：US16147654

申请日：2018-09-29

Applicant: Intel Corporation

Inventor： Shay GUERON ,  Vlad KRASNOV

IPC: H04L9/06 ,  G06F9/30 ,  G06F21/60

Abstract: A processor of an aspect includes a plurality of packed data registers, and a decode unit to decode an instruction. The instruction is to indicate one or more source packed data operands. The one or more source packed data operands are to have four 32-bit results of four prior SM4 cryptographic rounds, and four 32-bit values. The processor also includes an execution unit coupled with the decode unit and the plurality of the packed data registers. The execution unit, in response to the instruction, is to store four 32-bit results of four immediately subsequent and sequential SM4 cryptographic rounds in a destination storage location that is to be indicated by the instruction.