Multi-protocol iSCSI device discovery for on demand device enumeration
    11.
    发明授权
    Multi-protocol iSCSI device discovery for on demand device enumeration 有权
    用于按需设备枚举的多协议iSCSI设备发现

    公开(公告)号:US07673077B2

    公开(公告)日:2010-03-02

    申请号:US11371855

    申请日:2006-03-09

    CPC classification number: H04L67/16 H04L29/12056 H04L61/1505 H04L67/1097

    Abstract: A target discovery manager associated with a target discovery layer is interposed between a host initiator and one or more discovery protocols. The target discovery manager maintains a list of target devices found by each of several target discovery protocols. For each discovered target device listed, the associated discovery protocols that discovered the target device are prioritized and coalesced into a single enumerated target device register. The target device register provides the host initiator with a single list of known target devices produced from multiple discovery protocols with the discovery protocols that independently discovered each device prioritized according to various parameters.

    Abstract translation: 与目标发现层相关联的目标发现管理器介于主机启动器和一个或多个发现协议之间。 目标发现管理器维护由几个目标发现协议中的每一个找到的目标设备的列表。 对于列出的每个发现的目标设备,发现目标设备的相关联的发现协议被优先排列并合并到单个枚举的目标设备寄存器中。 目标设备寄存器向主机启动器提供由多个发现协议产生的已知目标设备的单个列表,其中发现协议独立地发现根据各种参数优先化的每个设备。

    NEAR ZERO OVERHEAD COMMAND TIMEOUT SCHEME
    12.
    发明申请
    NEAR ZERO OVERHEAD COMMAND TIMEOUT SCHEME 有权
    近零点超越命令超时计划

    公开(公告)号:US20090300222A1

    公开(公告)日:2009-12-03

    申请号:US12131523

    申请日:2008-06-02

    Applicant: Sumit Gupta

    Inventor: Sumit Gupta

    CPC classification number: G06F3/0659 G06F3/0613 G06F3/0683

    Abstract: A method for handling input/output (I/O) commands in a storage system includes establishing first and second counters for counting unfinished I/O commands, and establishing a reference which is initially set to the first counter. The reference is periodically switched between the first counter and the second counter, and the switching interval is less than the I/O timeout value. Upon placing an I/O command into an I/O command queue, a copy of the current reference is made into an I/O specific control block and the current referenced counter is incremented. Upon finishing of an I/O command, the counter referenced by the I/O specific control block is decremented and the I/O command is removed from the I/O command queue. When switching the reference, a problem is detected in the event that the counter being switched to is above a predetermined threshold. Upon detection of a problem, a more explicit I/O check is conducted.

    Abstract translation: 一种用于在存储系统中处理输入/输出(I / O)命令的方法包括建立用于计数未完成的I / O命令的第一和第二计数器,以及建立初始设置到第一计数器的引用。 该参考值在第一计数器和第二计数器之间周期性切换,并且切换间隔小于I / O超时值。 将I / O命令放入I / O命令队列时,将当前引用的副本复制到I / O特定的控制块中,并将当前引用的计数器递增。 完成I / O命令后,I / O特定控制块引用的计数器递减,I / O命令从I / O命令队列中移除。 当切换参考时,在切换到的计数器高于预定阈值的情况下检测到问题。 检测到问题后,会进行更明确的I / O检查。

    Method and apparatus for designing circuits using high-level synthesis
    13.
    发明授权
    Method and apparatus for designing circuits using high-level synthesis 失效
    使用高级合成设计电路的方法和装置

    公开(公告)号:US07383529B2

    公开(公告)日:2008-06-03

    申请号:US11057416

    申请日:2005-02-14

    CPC classification number: G06F17/5045

    Abstract: A method for performing high-level synthesis (HLS) of a digital design includes a first phase for performing transformations on a behavioral description of the design, and a second phase for selecting a transformation from a plurality of transformations for transforming the behavioral description. The method further includes a third phase for implementing the transformed behavioral description using lower level primitives, and a fourth phase for generating implementation codes for the design.

    Abstract translation: 用于执行数字设计的高级合成(HLS)的方法包括用于对设计的行为描述进行变换的第一阶段和用于从用于变换行为描述的多个变换中选择变换的第二阶段。 该方法还包括用于使用较低级原语实现变换的行为描述的第三阶段,以及用于生成用于设计的实现代码的第四阶段。

Patent Agency Ranking