中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.025 seconds)

    CBX EXTRACTION-ISOLATION PROCESS
    1.
    发明申请
    CBX EXTRACTION-ISOLATION PROCESS 审中-公开

    公开(公告)号：US20180333446A1

    公开(公告)日：2018-11-22

    申请号：US15981520

    申请日：2018-05-16

    Applicant: Kashif Shan ,  Rajesh Kumar Gupta

    Inventor： Kashif Shan ,  Rajesh Kumar Gupta

    IPC: A61K36/185

    CPC classification number: A61K36/185 ,  A61K2236/50

    Abstract: The present invention relates generally to improved methods for the extraction and isolation of cannabinoids from hemp. More particularly, the present invention relates to a series of extraction and isolation processes employed to selectively enhance recovery of non-psychoactive cannabinoids and the like, from cannabis materials and extracts, while removing undesirable naturally occurring components that may be present including colorants, carbohydrates, sugars and waxes, and the like, as well as contaminants that may be present in source materials including bactericides, fungicides, insecticides, plant growth regulators, environmental pollutants, and processing aids, and the like. The present invention further relates to an isolate obtained using a series of extraction and isolation processes that has extremely high cannabinoid content present in a stable, flowable liquid form that is essentially free of detectable levels of psychoactive cannabinol components.

    Method and apparatus for designing circuits using high-level synthesis
    2.
    发明授权
    Method and apparatus for designing circuits using high-level synthesis 失效
    使用高级合成设计电路的方法和装置

    公开(公告)号：US07383529B2

    公开(公告)日：2008-06-03

    申请号：US11057416

    申请日：2005-02-14

    Applicant: Rajesh Kumar Gupta ,  Sumit Gupta ,  Nikil Dutt ,  Alexandru Nicolau

    Inventor： Rajesh Kumar Gupta ,  Sumit Gupta ,  Nikil Dutt ,  Alexandru Nicolau

    IPC: G06F17/50

    CPC classification number: G06F17/5045

    Abstract: A method for performing high-level synthesis (HLS) of a digital design includes a first phase for performing transformations on a behavioral description of the design, and a second phase for selecting a transformation from a plurality of transformations for transforming the behavioral description. The method further includes a third phase for implementing the transformed behavioral description using lower level primitives, and a fourth phase for generating implementation codes for the design.

    Abstract translation: 用于执行数字设计的高级合成（HLS）的方法包括用于对设计的行为描述进行变换的第一阶段和用于从用于变换行为描述的多个变换中选择变换的第二阶段。 该方法还包括用于使用较低级原语实现变换的行为描述的第三阶段，以及用于生成用于设计的实现代码的第四阶段。

    Failsafe galvanic isolation barrier
    3.
    发明授权
    Failsafe galvanic isolation barrier 有权
    故障电流隔离屏障

    公开(公告)号：US08625242B2

    公开(公告)日：2014-01-07

    申请号：US13197136

    申请日：2011-08-03

    Applicant: Roberto Alini ,  Rajesh Kumar Gupta ,  Baris Posat

    Inventor： Roberto Alini ,  Rajesh Kumar Gupta ,  Baris Posat

    IPC: H02H3/20

    CPC classification number: H04L25/0266 ,  H01F27/40 ,  H01L2224/48091 ,  H01L2224/48137 ,  H01L2224/48228 ,  H01L2924/00014 ,  H01L2224/45099

    Abstract: A system includes a transmitter, a receiver, a isolation barrier, and a fuse. The isolation barrier is connected to the transmitter. The fuse is connected between the isolation barrier and the receiver. The isolation barrier prevents current flow from the transmitter to the receiver when a voltage across the isolation barrier is less than a first breakdown voltage. The isolation barrier short circuits when the voltage across the isolation barrier is greater than or equal to the first breakdown voltage. The fuse opens when the isolation barrier short circuits. When open, the fuse has a second breakdown voltage that is greater than the first breakdown voltage.

    Abstract translation: 系统包括发射机，接收机，隔离屏障和保险丝。 隔离屏障连接到变送器。 保险丝连接在隔离屏障和接收器之间。 当隔离隔离层上的电压小于第一击穿电压时，隔离屏障防止电流从发射器流向接收器。 当隔离屏障上的电压大于或等于第一击穿电压时，隔离栅短路。 保险丝断开时隔离屏障短路。 当断开时，保险丝的第二击穿电压大于第一击穿电压。

    FAILSAFE GALVANIC ISOLATION BARRIER
    4.
    发明申请
    FAILSAFE GALVANIC ISOLATION BARRIER 有权
    FAILSAFE GALVANIC隔离障碍

    公开(公告)号：US20130033791A1

    公开(公告)日：2013-02-07

    申请号：US13197136

    申请日：2011-08-03

    Applicant: Roberto Alini ,  Rajesh Kumar Gupta ,  Baris Posat

    Inventor： Roberto Alini ,  Rajesh Kumar Gupta ,  Baris Posat

    IPC: H02H3/20 ,  H02H3/24

    CPC classification number: H04L25/0266 ,  H01F27/40 ,  H01L2224/48091 ,  H01L2224/48137 ,  H01L2224/48228 ,  H01L2924/00014 ,  H01L2224/45099

    Abstract: A system includes a transmitter, a receiver, a isolation barrier, and a fuse. The isolation barrier is connected to the transmitter. The fuse is connected between the isolation barrier and the receiver. The isolation barrier prevents current flow from the transmitter to the receiver when a voltage across the isolation barrier is less than a first breakdown voltage. The isolation barrier short circuits when the voltage across the isolation barrier is greater than or equal to the first breakdown voltage. The fuse opens when the isolation barrier short circuits. When open, the fuse has a second breakdown voltage that is greater than the first breakdown voltage.

    Abstract translation: 系统包括发射机，接收机，隔离屏障和保险丝。 隔离屏障连接到变送器。 保险丝连接在隔离屏障和接收器之间。 当隔离隔离层上的电压小于第一击穿电压时，隔离屏障防止电流从发射器流向接收器。 当隔离屏障上的电压大于或等于第一击穿电压时，隔离栅短路。 保险丝断开时隔离屏障短路。 当断开时，保险丝的第二击穿电压大于第一击穿电压。

Patent Agency Ranking