-
公开(公告)号：US20250078746A1
公开(公告)日：2025-03-06
申请号：US18287305
申请日：2023-01-06
Inventor： Yao ZHANG , Wenchao BAO , Song MENG , Xiaolong WEI , Miao LIU , Cheng XU
IPC: G09G3/3233
Abstract: Provided is a method for sensing pixel internal data in a display device. The method includes: sensing pixel internal data for each line of pixel units to determine column sequence numbers of suspected abnormal pixel units in the line of pixel units; determining, based on a number of the suspected abnormal pixel units of each column sequence number in the at least three lines of pixel units, whether a sensing signal line corresponding to the column sequence number is an abnormal sensing signal line; and in a case that there is at least one abnormal sensing signal line, replacing pixel internal data of a column of pixel units corresponding to each abnormal sensing signal line with pixel internal data of at least one column of pixel units adjacent to the abnormal sensing signal line each time the pixel internal data of all pixel units is sensed.
-
公开(公告)号：US12236892B2
公开(公告)日：2025-02-25
申请号：US18272595
申请日：2022-07-28
Inventor： Zhidong Yuan , Yongqian Li , Can Yuan , Liu Wu , Luke Ding , Cheng Xu , Miao Liu , Xing Yao
IPC: G09G3/32 , G09G3/3266 , G11C19/28
Abstract: Provided is a gate driver circuit. The gate driver circuit is applicable to a display panel, wherein the display panel includes a plurality of rows of pixels; the gate driver circuit including at least one gate driver sub-circuit; wherein the gate driver sub-circuit includes: at least two shift register groups, wherein each shift register group includes a plurality of shift register units; at least two first dummy units, wherein the at least two first dummy units are respectively coupled to a same input enable terminal and the at least two shift register groups; and at least two second dummy units, wherein the at least two second dummy units are coupled to the at least two shift register groups.
-
公开(公告)号：US12219827B2
公开(公告)日：2025-02-04
申请号：US17795447
申请日：2021-08-25
Inventor： Yongqian Li , Can Yuan , Xuehuan Feng
IPC: H10K59/126 , G09G3/3225 , H10K59/131
Abstract: A display substrate and a display device. The display substrate includes a base substrate, and a plurality of pixel units and a plurality of scanning lines on the base substrate. Each pixel unit includes a plurality of sub-pixels and a light shielding layer, the plurality of sub-pixels is arranged in sequence in a first direction, each sub-pixel includes a sub-pixel driving circuitry and a light-emitting element coupled to each other, and the sub-pixel driving circuitry is configured to provide a driving signal to the light-emitting element. At least a part of the light shielding layer is arranged between the sub-pixel driving circuitry and the base substrate. Each scanning line includes at least a part extending in the first direction, is coupled to a corresponding sub-pixel driving circuitry, and is arranged at a same layer as the light shielding layer.
-
公开(公告)号：US20250037656A1
公开(公告)日：2025-01-30
申请号：US18914068
申请日：2024-10-12
Inventor： Zhidong YUAN , Yongqian LI , Dacheng ZHANG , Jingbo XU , Can YUAN
IPC: G09G3/3233
Abstract: A display substrate includes an underlay substrate and a plurality of pixel unit groups. The plurality of pixel unit groups are located in a display region of the underlay substrate. At least one pixel unit group includes a plurality of sub-pixel groups, wherein at least one sub-pixel group includes a pixel circuit. The pixel circuit includes a first sub-pixel circuit, a second sub-pixel circuit, and a light emitting control sub-circuit. The first sub-pixel circuit and the second sub-pixel circuit are both electrically connected to the light emitting control sub-circuit. The light emitting control sub-circuit is configured to control a first light emitting element electrically connected to the first sub-pixel circuit to emit light, and to control a second light emitting element electrically connected to the second sub-pixel circuit to emit light.
-
公开(公告)号：US20250022887A1
公开(公告)日：2025-01-16
申请号：US18549038
申请日：2022-10-31
Inventor： Xuehuan Feng , Yongqian Li
IPC: H01L27/12
Abstract: The present disclosure relates to an array substrate and a display panel, the array substrate including at least one pixel unit and a first gate line, each pixel unit including at least one sub-pixel, each sub-pixel including a pixel circuit, the pixel circuit including a first transistor, the first gate line being electrically connected to a gate of the first transistor through a first connecting part, the first connecting part and the first gate line being located in different conductive layers from each other. The array substrate provided in some embodiments of the present disclosure eliminates the risk of pixel circuit transistor damage caused by electrostatic conduction of the gate line by means of the measure of same layer separation and cross layer connection of the gate of the transistor and the corresponding gate line.
-
Patent Agency Ranking
公开(公告)号：US20250022416A1
公开(公告)日：2025-01-16
申请号：US18580006
申请日：2022-11-01
Inventor： Liu WU , Zhidong YUAN , Yongqian LI , Li SUN
IPC: G09G3/3233
Abstract: A display panel and a display device are provided, the first signal line extends from the display region to the electrostatic discharge region in a first direction, and provides a first display signal to the sub-pixels; the electrostatic discharge units are arranged in the first direction, each electrostatic discharge unit includes a sub electrostatic discharge unit, each sub electrostatic discharge unit includes an electrostatic discharge circuit and a first conductor, the electrostatic discharge circuit is connected to the first signal line and the first conductor, and charges on the first signal line move towards the first conductor; the electrostatic discharge units include two adjacent electrostatic discharge units in a second direction perpendicular to the first direction, orthographic projections of the two adjacent electrostatic discharge units on a plane parallel to the first direction are not overlapped, and on a plane parallel to the second direction are overlapped.
-
公开(公告)号：US20250014662A1
公开(公告)日：2025-01-09
申请号：US18277059
申请日：2022-07-21
Inventor： Xuehuan FENG , Dacheng ZHANG
IPC: G11C19/28 , G09G3/3225 , G09G3/3266
Abstract: The disclosure provides a shift register unit, including: a sensing control circuit configured to write an active level signal to a sensing control node; a first sensing input circuit connected to a first pull-up back node and configured to write an active level signal to the first pull-up back node; a first display input circuit connected to a first pull-up node and configured to write an active level signal to the first pull-up node; a first switch circuit connected in series between the first pull-up node and the first pull-up back node and configured to control connection and disconnection between the first pull-up node and the first pull-up back node in response to control of a signal from a switch signal input terminal; and a first driving output circuit connected to the first pull-up back node and configured to write a signal to a first driving signal output terminal.
-
公开(公告)号：US20250014521A1
公开(公告)日：2025-01-09
申请号：US18279069
申请日：2022-10-25
Inventor： Xuehuan FENG , Yongqian LI
IPC: G09G3/3266 , G09G3/3233 , H10K59/131
Abstract: Disclosed is a display panel including a base substrate (101), and a gate drive circuit (40), a plurality of clock signal lines, and a plurality of connecting lines (51) that are disposed on the base substrate (101). The plurality of clock signal lines are located on a side of the gate drive circuit (40) along a first direction (X) and are arranged in sequence. Each connecting line (51) is electrically connected with the gate drive circuit (40) and a clock signal line. At least one connecting line (51) includes a load adjusting portion (512) configured to compensate for a load difference between different clock signal lines. An orthographic projection of the load adjusting portion (512) of the at least one connecting line (51) on the base substrate (101) is at least partially overlapped with an orthographic projection of at least one clock signal line on the base substrate (101).
-
公开(公告)号：US12183278B2
公开(公告)日：2024-12-31
申请号：US17779576
申请日：2021-07-21
Inventor： Zhidong Yuan , Yongqian Li , Dacheng Zhang , Jingbo Xu , Can Yuan
IPC: G09G3/3233
Abstract: A display substrate includes an underlay substrate and a plurality of pixel unit groups. The plurality of pixel unit groups are located in a display region of the underlay substrate. At least one pixel unit group includes a plurality of sub-pixel groups, wherein at least one sub-pixel group includes a pixel circuit. The pixel circuit includes a first sub-pixel circuit, a second sub-pixel circuit, and a light emitting control sub-circuit. The first sub-pixel circuit and the second sub-pixel circuit are both electrically connected to the light emitting control sub-circuit. The light emitting control sub-circuit is configured to control a first light emitting element electrically connected to the first sub-pixel circuit to emit light, and to control a second light emitting element electrically connected to the second sub-pixel circuit to emit light.
-
公开(公告)号：US20240395830A1
公开(公告)日：2024-11-28
申请号：US18259550
申请日：2022-08-30
Inventor： Xuehuan FENG , Yongqian LI
IPC: H01L27/12
Abstract: The present disclosure provides a display substrate, a manufacturing method thereof and a display device. The display substrate includes: a base substrate; a signal line on the base substrate; a thin film transistor on the base substrate, wherein the thin film transistor is electrically connected to the signal line, and the thin film transistor includes: an active layer, a first insulating layer on a side of the active layer away from the base substrate, a gate on a side of the first insulating layer away from the base substrate, and a source and a drain each electrically connected to the active layer; and a semiconductor structure comprising a semiconductor layer, wherein the semiconductor layer is in a same layer as the active layer, and the semiconductor layer is spaced apart from the signal line.
-
-
-
-
-
-
-
-
-
Search Results
511
records
(took 0.044 seconds)
