-
21.
公开(公告)号:US07723851B2
公开(公告)日:2010-05-25
申请号:US11853118
申请日:2007-09-11
IPC分类号: H01L23/48
CPC分类号: H01L21/76802 , H01L21/76804 , H01L27/0688 , H01L2224/80896 , H01L2224/9202
摘要: A method of forming a high aspect ratio via opening through multiple dielectric layers, a high aspect ratio electrically conductive via, methods of forming three-dimension integrated circuits, and three-dimensional integrated circuits. The methods include forming a stack of at least four dielectric layers and etching the first and third dielectric layers with processes selective to the second and fourth dielectric layers, etching the second and third dielectric layers with processes selective to the first and second dielectric layers. Advantageously the process used to etch the third dielectric layer is not substantially selective to the first dielectric layer.