-
公开(公告)号:US10992228B2
公开(公告)日:2021-04-27
申请号:US16819721
申请日:2020-03-16
Applicant: STMicroelectronics (Grenoble 2) SAS
Inventor: David Chesneau , Francois Amiard
Abstract: A method includes switching a switching circuit of the switched-mode power supply in a synchronous mode by turning on and off switches of the switching circuit in synchrony with a clock signal, wherein the switching circuit is coupled to an inductive element, and wherein the synchronous mode comprises a charging phase and a discharging phase; switching the switching circuit in an asynchronous mode by turning on and off switches of the switching circuit without being synchronized with the clock signal, wherein the asynchronous mode comprises a charging phase and a discharging phase; charging the inductive element during the charging phase of the synchronous mode; discharging the inductive element during the discharging phase of the synchronous mode; charging the inductive element during the charging phase of the asynchronous mode; and discharging the inductive element during the discharging phase of the asynchronous mode.
-
公开(公告)号:US10944324B2
公开(公告)日:2021-03-09
申请号:US16600079
申请日:2019-10-11
Applicant: STMicroelectronics (Grenoble 2) SAS
Inventor: David Chesneau
IPC: H02M3/158
Abstract: In an embodiment, a method for operating a voltage step-down switched mode power supply includes delivering an output voltage with an output stage having a power transistor that is cyclically made conducting by a first control signal. In PWM mode, the method includes generating an error voltage based on the output voltage and a reference voltage, and applying a first delay on a first control signal. The first delay is determined so as to reduce a difference between the error voltage and the reference voltage.
-
公开(公告)号:US20200099296A1
公开(公告)日:2020-03-26
申请号:US16570660
申请日:2019-09-13
Applicant: STMicroelectronics (Grenoble 2) SAS
Inventor: David Chesneau , Francois Amiard , Helene Esch
Abstract: A method can be used for regulating a pulse-width modulation signal that is driving a voltage-buck switched-mode voltage regulator. The method includes comparing an input voltage of the switched-mode voltage regulator with a threshold voltage. The frequency of the pulse-width modulation signal is decreased when the input voltage is lower than the threshold voltage. The frequency is not decreased when the input voltage is not lower than the threshold voltage.
-
公开(公告)号:US10404246B2
公开(公告)日:2019-09-03
申请号:US15946506
申请日:2018-04-05
Inventor: Vincent Binet , David Chesneau
IPC: H03K5/1252 , H03K5/24 , H03K3/0233 , H03F3/19 , H03K19/20 , H03K5/00
Abstract: A comparison circuit includes an input interface configured to receive input signals and an output interface configured to deliver an output signal. A comparator is coupled between the input interface and the output interface. An amplifier is coupled between the input interface and the comparator. A neutralization circuit is configured to neutralize any change of state of the output signal starting from each moment in time at which the change of state of the output signal occurs and lasting for a second duration of propagation that compensates for a duration of propagation of signals within the amplifier.
-
-
-