-
公开(公告)号:US06608578B2
公开(公告)日:2003-08-19
申请号:US10032720
申请日:2001-12-27
申请人: Seung Chul Lee , Jong Kee Kwon , Kwi Dong Kim , Kyung Soo Kim
发明人: Seung Chul Lee , Jong Kee Kwon , Kwi Dong Kim , Kyung Soo Kim
IPC分类号: H03M166
CPC分类号: H03K17/102 , H03K17/04106 , H03M1/742
摘要: The present invention relates to a current cell driving circuit in a digital-to-analog converter. The current cell driving circuit limits the potential of differential control signals to a given potential level by means of a voltage limiter using a parasitic capacitance of a transistor. Therefore, the present invention can effectively limit the potential of differential control signals DP and DN without compromising the power consumption and the circuit area and also can minimize the transfer time.
摘要翻译: 本发明涉及数模转换器中的电流单元驱动电路。 当前单元驱动电路通过使用晶体管的寄生电容的限压器将差分控制信号的电位限制到给定电位电平。 因此,本发明可以有效地限制差分控制信号DP和DN的潜力,而不损害功耗和电路面积,并且还可以最小化传送时间。