摘要:
A circuit and method for generating drive signals having a frequency synchronized to a reference frequency signal is disclosed. The circuit includes a PLL that includes a motor, and a circuit for generating a signal having a frequency proportional to the speed of the motor. A phase detector produces a signal for a time proportional to a phase difference between the motor speed signal and a reference frequency signal. A first phase difference measuring circuit produces a first voltage output signal at a first gain proportional to the phase difference when the duration of the phase detector signal is less than a predetermined time. A second phase difference measuring circuit produces a second output signal at a second gain when the duration of the phase detector signal is greater than the predetermined time. The first and second output signals are summed and applied to control the speed of the motor.
摘要:
A circuit for operating a polyphase dc motor, for example of the type having a plurality of "Y" connected stator coils, has circuitry for unambiguously determining the actual instantaneous position of the rotor of the motor, circuitry for determining a desired rotor position precedent to executing a desired commutation sequence, and circuitry for executing the desired commutation sequence when the circuit for determining the actual instantaneous position of the rotor detects that the rotor is actually in the desired rotor position. The circuitry for unambiguously determining the actual instantaneous position of the rotor includes a back emf amplifier switchably connected to at least one floating coil, and circuitry for determining when the voltage received by the back emf amplifier crosses a reference voltage from a predetermined direction. In one embodiment, the circuit, includes mask circuitry for inhibiting the reference voltage crossing detection circuitry for a predetermined time after a change in the commutation sequence. The mask circuitry includes clocked up and first and second down counters, the second down counter being inhibited to be clocked until the first down counter has reached a predetermined count, and the reference voltage crossing circuitry being inhibited until at least the second down counter has completed its count. When a reference voltage crossing is detected, the count of the up counter is loaded into both the first and second down counters, then the up counter is reset to begin a new commutation period count.
摘要:
A driver circuit for providing drive current to a coil for positioning a read/write head of a memory disk system and method are presented. The driver circuit includes a pair of high side driver transistors having current paths connected between respective terminals of the coil and a voltage source, a first pair of low side driver transistors having current paths connected between respective terminals of the coil and a first voltage sense node, and a second pair of low side driver transistors having current paths connected between respective terminals of the coil and a second voltage sense node. A first sense resistor is connected between the first and second voltage sense nodes, and a second sense resistor is connected between the second sense node and a reference potential. A first set of selection switches operates to select one of the pair of high side driver transistors and one transistor of each of the first and second pairs of the low side driver transistors to establish a current path through the selected transistors and the coil in response to a direction signal. A second set of selection switches operates to select one or the other of the selected low side driver transistors in response to a seek and track-follow mode selection signal. A circuit is also provided for applying a coil current signal to a low side driver transistor selected by the first and second sets of selection switches.
摘要:
Voltage slew-rate control for inductive load connected to the drain of an insulated gate enhancement mode field effect transistor is disclosed. The voltage slew-rate control is accomplished by incorporating a current integrator between the gate and drain of the field effect transistor, thereby effectively annihilating the capacitance of the field effect transistor which has heretofore proven to be generally responsible for instability and oscillations when slew-rate control is attempted in such a circuit. The current integrator includes a capacitor and a current source in circuit with a high speed unity gain buffer amplifier. The buffer amplifier preferably has a low impedance through the frequencies of interest to prevent the natural resonances of stray capacitances with the inductive load.