利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

7 条记录 (耗时 0.018 秒)

    Assigning alias addresses to base addresses
    2.
    发明授权
    Assigning alias addresses to base addresses 有权
    为基地址分配别名地址

    公开(公告)号：US07702879B2

    公开(公告)日：2010-04-20

    申请号：US11299089

    申请日：2005-12-08

    申请人： Harry Morris Yudenfriend ,  Matthew Joseph Kalos ,  Richard Anthony Ripberger ,  Kenneth M. Trowell ,  Dale Francis Riedy, Jr. ,  Juan Alonso Coronado

    发明人： Harry Morris Yudenfriend ,  Matthew Joseph Kalos ,  Richard Anthony Ripberger ,  Kenneth M. Trowell ,  Dale Francis Riedy, Jr. ,  Juan Alonso Coronado

    IPC分类号： G06F12/00

    CPC分类号： G06F3/0662 ,  G06F3/0617 ,  G06F3/0683

    摘要： Provided are a method, system, and article of manufacture for assigning alias addresses to base addresses. An assignment is provided of base addresses to the devices. The base addresses are used to access the devices assigned to the base addresses. An assignment is provided of a plurality of alias addresses to an alias address pool. The alias addresses in the alias address pool are capable of being dynamically assigned to the devices to service I/O requests to the devices. An Input/Output (I/O) request to access one target device comprising one of the devices is processed. A determination is made as to whether the base address assigned to the target device is available. One alias address is assigned to the target device in response to determining that the base address is not available. The I/O request is issued to the assigned alias address to transmit the request to the target device.

    摘要翻译： 提供了一种用于将别名地址分配给基地址的方法，系统和制品。 向设备提供基地址的分配。 基地址用于访问分配给基地址的设备。 向别名地址池提供多个别名地址的分配。 别名地址池中的别名地址能够被动态分配给设备，以便为设备提供I / O请求。 处理包括其中一个设备的访问一个目标设备的输入/输出（I / O）请求。 确定分配给目标设备的基地址是否可用。 响应于确定基地址不可用，将一个别名地址分配给目标设备。 I / O请求被发送到指定的别名地址，以将请求发送到目标设备。

    Transfer of error-analysis and statistical data after retry in a fibre channel input/output system
    5.
    发明授权
    Transfer of error-analysis and statistical data after retry in a fibre channel input/output system 有权
    在光纤通道输入/输出系统中重试后传输误差分析和统计数据

    公开(公告)号：US07609643B2

    公开(公告)日：2009-10-27

    申请号：US11869173

    申请日：2007-10-09

    申请人： Robert J. Dugan ,  John R. Flanagan ,  Giles R. Frazier ,  Matthew J. Kalos ,  Louis W. Ricci ,  Kenneth M Trowell ,  Harry M. Yudenfriend

    发明人： Robert J. Dugan ,  John R. Flanagan ,  Giles R. Frazier ,  Matthew J. Kalos ,  Louis W. Ricci ,  Kenneth M Trowell ,  Harry M. Yudenfriend

    IPC分类号： H04L12/26

    CPC分类号： H04L41/0677 ,  H04L1/20 ,  H04L43/0811

    摘要： A computer Input/Output system having a fabric, a control unit (CU) and a host computes including a channel, the channel having a channel port connected by a first link to a channel neighbor port of the fabric, and the control unit having a CU port connected by a second link to a CU neighbor port on the fabric. When an error is detected in the link or protocol between the channel and the control unit, after a retry of the failing operation is performed, error data are reported to the channel by the channel, the channel port, the channel neighbor port, the control unit, the CU port and the CU neighbor port and sent to the channel. The error data are provided to the host computer for analysis.

    摘要翻译： 具有结构，控制单元（CU）和主机的计算机输入/输出系统计算包括通道，所述通道具有通过第一链接连接到所述结构的通道相邻端口的通道端口，并且所述控制单元具有 CU端口通过第二个链路连接到Fabric上的CU邻居端口。 当在通道和控制单元之间的链路或协议中检测到错误时，在执行故障操作的重试之后，通过信道，信道端口，信道相邻端口，控制信道向信道报告错误数据 单元，CU端口和CU邻居端口并发送到通道。 将错误数据提供给主计算机进行分析。

    Technique for validating a re-initialized channel-to-channel connection
    6.
    发明授权
    Technique for validating a re-initialized channel-to-channel connection 有权
    用于验证重新初始化的通道到通道连接的技术

    公开(公告)号：US07039693B2

    公开(公告)日：2006-05-02

    申请号：US10244285

    申请日：2002-09-16

    申请人： Patricia G. Driever ,  John R. Flanagan ,  Kenneth M. Trowell ,  Harry M. Yudenfriend

    发明人： Patricia G. Driever ,  John R. Flanagan ,  Kenneth M. Trowell ,  Harry M. Yudenfriend

    IPC分类号： G06F15/177

    CPC分类号： H04L12/00

    摘要： Validation of a re-initialized CTC connection between a first channel and a second channel is provided in a computing environment in which a CTC CU function can be provided in either channel after initialization of the CTC connection and can move from one channel to the other after re-initialization of the connection. After initialization, a newly formatted CDR having a device NED and a specific NEQ is stored. After re-initialization, a current CDR with the same format is obtained. The re-initialized CTC connection is validated if the stored set of NED and NEQ values match the current values, in any order.

    摘要翻译： 在第一通道和第二通道之间重新初始化的CTC连接的验证被提供在计算环境中，其中在CTC连接初始化之后可以在任一通道中提供CTC CU功能，并且可以在CTC连接之后从一个通道移动到另一个通道 重新初始化连接。 初始化后，存储具有设备NED和特定NEQ的新格式化的CDR。 在重新初始化之后，获得具有相同格式的当前CDR。 如果存储的NED和NEQ值与任何顺序的当前值相匹配，则重新初始化的CTC连接将被验证。

    Method and apparatus for synchronizing selected logical partitions of a partitioned information handling system to an external time reference
    7.
    发明授权
    Method and apparatus for synchronizing selected logical partitions of a partitioned information handling system to an external time reference 有权
    用于将分区信息处理系统的所选逻辑分区与外部时间基准同步的方法和装置

    公开(公告)号：US06209106B1

    公开(公告)日：2001-03-27

    申请号：US09163539

    申请日：1998-09-30

    申请人： Jeffrey P. Kubala ,  Ira G. Siegel ,  Kenneth M. Trowell

    发明人： Jeffrey P. Kubala ,  Ira G. Siegel ,  Kenneth M. Trowell

    IPC分类号： G06F104

    CPC分类号： G06F1/04

    摘要： A method and apparatus for specifying offsets from an external time reference (ETR) for selected logical partitions of a partitioned information handling system. Each logical partition has a logical time-of-day (TOD) clock which may be set independently of the host system clock by specifying an epoch offset from the host clock. A system operator is presented with a display panel in which the operator may specify the magnitude and sign of an ETR offset for each logical partition selected to have an ETR offset. Each logical partition, upon being activated, issues a Store Clock (STCK) instruction to read its own logical TOD clock as well as a Store ETR (STETR) instruction to read the ETR. If the logical partition has a specified ETR offset, the logical partition manager simulates the STETR instruction by adding or subtracting the ETR offset to the real ETR time and returning the modified value to the partition; otherwise, the logical partition manager returns the real ETR time to the partition. If the read ETR time (as returned by the STETR instruction) differs from the read logical clock time, the logical partition issues a Set Clock (SCK) instruction to reset the logical partition clock to the ETR time. The logical partition manager simulates this latter instruction by computing the difference between the two times and storing the difference in an epoch offset field for the partition. The invention permits sets of logical partitions to be synchronized to different clock values, either for test purposes or operation in different time zones.

    摘要翻译： 一种用于指定对于分区信息处理系统的选定逻辑分区的来自外部时间基准（ETR）的偏移的方法和装置。 每个逻辑分区具有逻辑时钟（TOD）时钟，其可以通过从主机时钟指定历元偏移来独立于主机系统时钟设置。 系统操作员被呈现有显示面板，其中操作者可以为选择为具有ETR偏移量的每个逻辑分区指定ETR偏移量的大小和符号。 每个逻辑分区在被激活时发出存储时钟（STCK）指令，以读取其自己的逻辑TOD时钟以及存储ETR（STETR）指令来读取ETR。 如果逻辑分区具有指定的ETR偏移量，则逻辑分区管理器通过将ETR偏移量相加或减去实际ETR时间来模拟STETR指令，并将修改的值返回到分区; 否则，逻辑分区管理器将真正的ETR时间返回到分区。 如果读取的ETR时间（由STETR指令返回）与读取的逻辑时钟时间不同，则逻辑分区发出设置时钟（SCK）指令，将逻辑分区时钟重置为ETR时间。 逻辑分区管理器通过计算两次之间的差异并将该差异存储在分区的时期偏移字段中来模拟后一指令。 本发明允许将逻辑分区集合同步到不同的时钟值，用于测试目的或在不同时区中的操作。