Insulator for integrated circuits and process
    2.
    发明授权
    Insulator for integrated circuits and process 失效
    绝缘子用于集成电路和工艺

    公开(公告)号:US06559046B1

    公开(公告)日:2003-05-06

    申请号:US08883427

    申请日:1997-06-26

    Abstract: An insulator for covering an interconnection wiring level in a surface thereof on a semiconductor substrate containing semiconductor devices formed by curing a flowable oxide layer and annealing. The annealing is carried out in the presence of hydrogen and aluminum to obtain a dielectric constant of the oxide layer to a value below 3.2. Also provided is electrical insulation between neighboring devices using the flowable oxide which is cured and annealed. In this case, the annealing can be carried out in hydrogen with or without the presence of aluminum.

    Abstract translation: 一种绝缘体,用于在包含通过固化可流动的氧化物层和退火而形成的半导体器件的半导体衬底上的表面中覆盖互连布线层。 在氢和铝的存在下进行退火以获得氧化物层的介电常数达到低于3.2。还提供了使用可固化和退火的可流动氧化物的相邻器件之间的电绝缘。 在这种情况下,退火可以在有或者没有铝的情况下在氢气中进行。

    Array protection devices and method
    4.
    发明授权
    Array protection devices and method 失效
    阵列保护装置及方法

    公开(公告)号:US5723898A

    公开(公告)日:1998-03-03

    申请号:US726543

    申请日:1996-10-04

    CPC classification number: H01L23/62 H01L2924/0002

    Abstract: The present disclosure sets forth an improved integrated circuit in which circuit elements, adjacent to a fuse, are protected by barriers positioned adjacent the fuse. In the improved integrated circuit the barriers are non-frangible, high melting point structures buried in the passivating layer, covering a wiring layer containing a fuse, and are between the fuse and adjacent circuit elements in the wiring layer structures. Also taught is a method of protecting circuit elements adjacent a fuse comprising the steps of depositing an insulating layer on the surface of a semiconductor device having active regions therein, forming a plurality of fuses and circuit elements in said layer, coating said fuses and elements with a second insulating layer, patterning said second insulating layer to form grooves between each of said fuses and any adjacent fuse or circuit element, and depositing a high melting point and non-frangible material in said grooves.

    Abstract translation: 本公开提出了一种改进的集成电路,其中与保险丝相邻的电路元件由位于保险丝附近的屏障保护。 在改进的集成电路中,阻挡层是非易碎的,高熔点结构掩埋在钝化层中,覆盖包含保险丝的布线层,并且位于布线层结构中的熔丝和相邻的电路元件之间。 还教导了一种保护靠近熔丝的电路元件的方法,包括以下步骤:在其中具有有源区的半导体器件的表面上沉积绝缘层,在所述层中形成多个保险丝和电路元件,将所述保险丝和元件涂覆 第二绝缘层,图案化所述第二绝缘层以在每个所述保险丝和任何相邻的熔丝或电路元件之间形成槽,以及在所述槽中沉积高熔点和非易碎材料。

Patent Agency Ranking