公开(公告)号：US20190122134A1

公开(公告)日：2019-04-25

申请号：US16092623

申请日：2017-04-14

申请人： Trustees of Boston University ,  University of Central Floria Research Foundation,

发明人： Claudio Chamon ,  Eduardo Mucciolo ,  Andrei E. Ruckenstein ,  Zhicheng Yang

IPC分类号： G06N10/00 ,  G06N7/00 ,  G06F9/38

摘要： Methods for performing computations using a lattice of interconnected devices are described. The lattice is programmed to perform the computation by choosing a specific logic function for each device. An energy penalty is attributed to each device when the associated input and output bits do not satisfy a truth table of the logic function of the device. Input data is inserted on the boundaries of the lattice by attributing energy penalties to the input and output bits at the boundaries when the states of those bits do not match the input data. The energy in the lattice is lowered for the lattice to reach a configuration where all gate and boundary constraints are satisfied. The result of the computation is read from the output data encoded in the states of the bits of the devices at the boundaries of the lattice which are not already fixed by the input data.