Abstract:
A fast time constant circuit includes a delay line which receives video radar returns. Two delay line time spaced taps are connected through an AND gate to an integrator, the output of which is applied to one input of a differential amplifier. An intermediate delay line tap is connected directly to the second differential amplifier input. The filtered video radar returns appear at the output of the differential amplifier.