公开(公告)号：US20220262755A1

公开(公告)日：2022-08-18

申请号：US17672020

申请日：2022-02-15

Applicant: Brewer Science, Inc.

Inventor： Chia-Hsin Lee ,  Alice Guerrero ,  Arthur O. Southard ,  Chen-Yu Wu ,  Xiao Liu

IPC: H01L23/00

Abstract: Achieving homogeneous and heterogeneous integration for 2.5D and 3D integrated circuit, chip-to-wafer, chip-to-substrate, or wafer-to-wafer bonding is an essential technology. The landing wafer or substrate is bonded with a carrier by using a temporary bonding material before thinning the landing wafer to the desired thickness. Upon completion of redistribution layer formation, Cu pad formation, or other backside processing, dies or wafers with through-silicon vias are stacked onto the landing substrate before molding and singulation. As the landing wafer usually has interconnection metals in the bond line, and those interconnection metals are typically made from lead-free solder alloys, deformation of those solder alloys during thermocompression bonding becomes an issue for manufacturers. To address this issue, a polymeric material with desired strengths is coated on the device wafer to form a conformal protective layer on top of solder alloys, thus enabling temporary bonding and debonding processes.