FUNCTION MODULE FOR BLADE SERVER
    1.
    发明申请

    公开(公告)号:US20190269040A1

    公开(公告)日:2019-08-29

    申请号:US15908648

    申请日:2018-02-28

    Abstract: The embodiments herein describe a function module that is removably mounted in a chassis. For example, the chassis may be a server chassis which stores a plurality of blade servers which uses hardware components and a fan module mounted in the function module to increase the storage capacity or computing performance of the blade servers. The function module can include PCIe cards, GPU cards, hard drives, and the like which are communicatively coupled to the blade servers in the chassis. In one embodiment, the function module is slidably mounted onto the chassis so that when pulled by the system administrator, the function module slides out of a front or rear side of the chassis. Doing so provides room for the system administrator to then add and/or remove the hardware components and the fan module mounted in the function module.

    Techniques for memory access management in distributed computing architectures

    公开(公告)号:US20240427641A1

    公开(公告)日:2024-12-26

    申请号:US18341656

    申请日:2023-06-26

    Abstract: Techniques for memory access management in a distributed computing system are described herein. In some aspects, the techniques described herein relate to a method for memory access management in a distributed computing system, where the method includes: receiving a first request to execute a first operation using a distributed architecture and in a uniform memory access (UMA) mode, wherein the distributed architecture comprises a first processor, a first memory that is local to the first processor, and a second memory that is remote to the first processor; subsequent to receiving the first request and a first delay period, transmitting first data associated with the first operation to the first processor, wherein the first data is stored in the first memory; and subsequent to receiving the first request, transmitting second data associated with the first operation to the first processor, wherein the second data is stored in the second memory.

Patent Agency Ranking