PARTITIONED MEMORY CIRCUIT CAPABLE OF IMPLEMENTING

    公开(公告)号:US20190189198A1

    公开(公告)日:2019-06-20

    申请号:US16224723

    申请日:2018-12-18

    IPC分类号: G11C11/419

    摘要: A memory circuit including a plurality of elementary cells distributed in a plurality of arrays, each including N columns, N being an integer greater than or equal to 2, wherein: each column of each array includes a first local bit line directly connected to each of the cells in the column; each column of each array includes a first general bit line coupled to the first local bit line of the column by a first coupling circuit; and the first general bit lines of the columns of same rank j of the different arrays, j being an integer in the range from 0 to M−1, are coupled together.