STANDBY CONTROL METHOD AND SYSTEM, TERMINAL, AND RELAY DEVICE

    公开(公告)号:US20210081021A1

    公开(公告)日:2021-03-18

    申请号:US17105078

    申请日:2020-11-25

    Inventor: Kexiong YU

    Abstract: A standby control method includes sending first notification information to a relay device through a first communication link by a terminal before entering a standby mode. The relay device serves as a proxy for the terminal based on the first notification information, and the relay device sends a first keep-alive packet to a cloud server to inform the cloud server that the terminal is online. The terminal then disables the first communication link and a main CPU. The relay device sends a second keep-alive packet to the terminal through a second communication link, and the terminal sends acknowledgement information of the second keep-alive packet to the relay device through the second communication link to inform the relay device that the terminal is online, where a communication rate of the second communication link is lower than a communication rate of the first communication link.

    COMPUTER SYSTEM, SERVICE PROCESSING METHOD, READABLE STORAGE MEDIUM, AND CHIP

    公开(公告)号:US20230062300A1

    公开(公告)日:2023-03-02

    申请号:US17981050

    申请日:2022-11-04

    Inventor: Xin MIAO Kexiong YU

    Abstract: Computer systems, service processing methods, and chips are provided in this disclosure. In one implementation, a computer system comprises an interrupt status register, a permission management register, a processor, a target storage space, and a memory storing programming instructions for execution by the processor to: set a flag corresponding to the first interrupt in the interrupt status register to a first interrupt flag and a flag corresponding to the first interrupt in the permission management register to a first call flag, wherein the first interrupt flag and the first call flag indicate whether access to the target storage space is allowed, determine whether to allow the processor to access the target storage space, and obtain first information in the target storage space in a TEE mode if determining that the processor is allowed to access the target storage space; and execute the target service based on the first information.

    CLOCK SYNCHRONIZATION METHOD, AND RELATED APPARATUS AND DEVICE

    公开(公告)号:US20240031049A1

    公开(公告)日:2024-01-25

    申请号:US18482123

    申请日:2023-10-06

    CPC classification number: H04J3/0638

    Abstract: A clock synchronization method, including: obtaining (S201), by a slave clock apparatus, a first time point at which a master clock apparatus sends first information, a second time point at which the slave clock apparatus receives the first information from the master clock apparatus, a third time point at which the slave clock apparatus sends first feedback information, and a fourth time point at which the master clock apparatus receives the first feedback information from the slave clock apparatus; then obtaining (S202) a first clock count offset based on the first time point, the second time point, the third time point, and the fourth time point; then obtaining (S206) a first clock frequency offset based on the first clock count offset; and finally adjusting (S207) a clock count step of the slave clock apparatus based on the first clock frequency offset.

Patent Agency Ranking