Method of fabricating semiconductor structures with reduced crystallographic defects
    1.
    发明授权
    Method of fabricating semiconductor structures with reduced crystallographic defects 失效
    减少晶体缺陷造成半导体结构的方法

    公开(公告)号:US3644154A

    公开(公告)日:1972-02-22

    申请号:US3644154D

    申请日:1969-06-09

    Applicant: IBM

    CPC classification number: C30B31/14 C30B31/12 Y10S148/006 Y10S148/071

    Abstract: A method of fabricating semiconductor structures and devices with reduced crystallographic defects by supporting said wafers in close proximity to a substrate which serves to maintain a linear temperature gradient across the surface of the wafer. The wafer is positioned so that one entire surface thereof is less than one-fourth inch and may be flush against the substrate which has a heat capacity of at least 10 times that of the wafer. The wafer is maintained in this position whenever it is at a temperature above 850* C. The wafer is so maintained during both the periods when such high-heat processing is being carried out, as well as when the wafer is removed from the source of heat and being cooled. There is also provided a wafer holder having a plurality of spaced walls and means for supporting a plurality of wafers in the above-described positions between said walls.

Patent Agency Ranking