UNIFIED LOCAL CLOCK BUFFER STRUCTURES
    1.
    发明申请
    UNIFIED LOCAL CLOCK BUFFER STRUCTURES 失效
    统一的本地时钟缓冲器结构

    公开(公告)号:US20040246027A1

    公开(公告)日:2004-12-09

    申请号:US10455170

    申请日:2003-06-05

    CPC classification number: G06F1/10

    Abstract: Several local clock buffers are disclosed, each including an input section and an output section. The input sections are substantially identical, and include control logic and gating logic. The control logic produces a gating signal dependent upon multiple control signals and a time-delayed global clock signal. The gating logic produces an intermediate clock signal dependent upon the global clock signal and the gating signal. The output section produces at least one local clock signal dependent upon the intermediate clock signal. In one embodiment, the output section produces a first local clock signal dependent upon the intermediate clock signal and a second local clock signal dependent upon the first local clock signal. In another embodiment, the gating logic produces the intermediate clock signal dependent upon the global clock and gating signals and a feedback signal. The output section produces the feedback signal and one or more local clock signals.

Patent Agency Ranking