Hardware hashing of an input of a content addressable memory (CAM) to emulate a wider CAM
    1.
    发明申请
    Hardware hashing of an input of a content addressable memory (CAM) to emulate a wider CAM 有权
    内容可寻址存储器(CAM)的输入的硬件散列来模拟更宽的CAM

    公开(公告)号:US20030233515A1

    公开(公告)日:2003-12-18

    申请号:US10173516

    申请日:2002-06-14

    Inventor: David Honig

    CPC classification number: G06F17/30949 G06F17/30982

    Abstract: An integrated circuit chip is provided having a port for receiving a character string. A hardware hashing circuit on the integrated circuit chip is configured to perform a hashing function on the character string, thereby creating a hashed output value. A binary content addressable memory (CAM) array on the integrated circuit chip is coupled to receive the hashed output value. The binary CAM array provides an index value in response to the hashed output value if the hashed output value matches an entry of the binary CAM array. In a particular embodiment, the hardware hashing circuit can be configured to process character strings having different lengths (greater than the width of the binary CAM array) in response to one or more configuration bits. The hardware hashing circuit can include, an input register, Data Encryption Standard (DES) circuitry and exclusive OR circuitry.

    Abstract translation: 提供具有用于接收字符串的端口的集成电路芯片。 集成电路芯片上的硬件散列电路被配置为对字符串执行散列函数,从而产生散列输出值。 集成电路芯片上的二进制内容可寻址存储器(CAM)阵列被耦合以接收散列输出值。 如果散列输出值与二进制CAM阵列的条目匹配,则二进制CAM阵列将响应散列输出值提供索引值。 在特定实施例中,硬件散列电路可被配置为响应于一个或多个配置位来处理具有不同长度(大于二进制CAM阵列的宽度)的字符串。 硬件散列电路可以包括输入寄存器,数据加密标准(DES)电路和异或电路。

    Use of hashed content addressable memory (CAM) to accelerate content-aware searches
    2.
    发明申请
    Use of hashed content addressable memory (CAM) to accelerate content-aware searches 失效
    使用散列内容可寻址内存(CAM)来加速内容感知搜索

    公开(公告)号:US20030233514A1

    公开(公告)日:2003-12-18

    申请号:US10173206

    申请日:2002-06-14

    Inventor: David Honig

    CPC classification number: G06F17/30982

    Abstract: A server is provided having a port for receiving a data request that includes an identifier (e.g., an HTTP request that includes a URL). Recognition logic is provided to extract the identifier, using delimiters present in the data request. Padding logic fixes the length of the identifier at a predetermined length (e.g., by adding zeros to the end of the identifier), thereby creating a fixed-length identifier. Hashing logic is provided to perform a hashing function on the fixed-length identifier, thereby creating a hashed identifier. A CAM array provides an index value in response to the hashed identifier if the hashed identifier matches a hashed identifier value stored in the CAM array. A cache memory stores information associated with the identifier (e.g., web page data), at a location associated with the index value. The cache memory provides this information to a requesting party in response to the index value.

    Abstract translation: 提供了具有用于接收包括标识符(例如,包括URL的HTTP请求)的数据请求的端口的服务器。 提供识别逻辑以使用数据请求中存在的分隔符来提取标识符。 填充逻辑将标识符的长度固定在预定长度(例如,通过将零加到标识符的末尾),从而创建固定长度的标识符。 提供散列逻辑以对固定长度标识符执行散列函数,从而创建散列标识符。 如果散列标识符匹配存储在CAM阵列中的散列标识符值,则CAM阵列响应于散列标识符提供索引值。 高速缓存存储器在与索引值相关联的位置处存储与标识符相关联的信息(例如,网页数据)。 缓存存储器响应于索引值将该信息提供给请求方。

Patent Agency Ranking