Modeling waveform physical layer and channel for simulation using custom hardware

    公开(公告)号:US11757726B2

    公开(公告)日:2023-09-12

    申请号:US17318923

    申请日:2021-05-12

    CPC classification number: H04L41/145

    Abstract: A hardware system for simulating a network physical layer for communication channels. The hardware system includes a plurality of hardware processors configurable to model a physical layer and communication channels. The hardware system includes a first interface coupled to the plurality of hardware processors. The first interface is configured to be coupled to a software simulator comprising a physics model configured to provide model parameters based on modeled communication hardware and a temporal modeling scenario. A second interface is coupled to the plurality of hardware processors. The second interface is configured to be coupled to simulated or real nodes for sending and receiving network data to and from the nodes. The hardware processors are configured to model effects of the physical layer and communication channels on the network data.

    Synchronizing dynamic link budgets with FPGA based simulation waveform state machines

    公开(公告)号:US11683239B2

    公开(公告)日:2023-06-20

    申请号:US17318937

    申请日:2021-05-12

    CPC classification number: H04L41/145 H04L47/32

    Abstract: A system for simulating lost data packets. The system includes a first hardware register storing data for fast factors. The fast factors include factors that are time independent with respect to particular data packets. A second hardware register stores slow factors. The slow factors include factors that are time dependent on data packets. Synchronization hardware is coupled to the second hardware register and synchronizes the slow factors with specific data inputs based on dependencies on the data packets. A hardware adder is coupled to the first hardware register and the second hardware register to compute a link budget. The link budget is used in determine probability of loss of data packets. A hardware processor coupled to the hardware adder determines, based on the link budget, if a data packet should be dropped, and when the data packet should be dropped, drops the data packet for simulating a network physical layer.

Patent Agency Ranking