公开(公告)号：US12153492B1

公开(公告)日：2024-11-26

申请号：US18350877

申请日：2023-07-12

Applicant: Macronix International Co., Ltd.

Inventor： Sheng-Han Wu ,  Yu-Ming Huang

IPC: G06F11/10 ,  G06F11/20

Abstract: Systems, methods, and apparatus including computer-readable mediums for managing error corrections for memory systems are provided. In one aspect, a memory system includes a memory and a memory controller coupled to the memory. The memory controller is configured to: read data from a data page of the memory, perform a first phase Error-Correcting Code (ECC) test on the read data based on first ECC data associated with the data, and in response to determining that the read data fails to pass the first phase ECC test, perform a second phase ECC test on a portion of the read data based on second ECC data. The first ECC data is stored together with the data in the data page. The second ECC data is associated with a portion of the data corresponding to the portion of the read data, and stored in a redundancy page different from the data page.