AGGREGATION OF DATA FOR FRAMES OR DISAGGREGATION OF DATA FROM FRAMES

    公开(公告)号:US20220078668A1

    公开(公告)日:2022-03-10

    申请号:US17445525

    申请日:2021-08-20

    Inventor: Lars Ellegaard

    Abstract: At least one example of the present disclosure includes an apparatus including a network-facing interface, multiple device-facing interfaces, and an aggregator/disaggregator. The aggregator/disaggregator may be arranged between the network-facing interface and the multiple device-facing interfaces. The aggregator/disaggregator may be configured to generate a plurality of control frames responsive to a received control frame. A respective one of the plurality of generated control frames may include an address of a respective one of multiple devices and a datum processed from data of the received control frame. Additionally or alternatively, the aggregator/disaggregator may be configured to generate a data frame responsive to a plurality of data frames received from the multiple devices. The generated data frame may include sense data comprising a respective sense datum processed from each of the plurality of received data frames. Related devices, systems and methods are disclosed.

    PROVIDING FRAMES AT A NETWORK PORT

    公开(公告)号:US20230125743A1

    公开(公告)日:2023-04-27

    申请号:US17812390

    申请日:2022-07-13

    Inventor: Lars Ellegaard

    Abstract: Examples disclosed herein relate generally to providing frames at a network port. Some examples relate to an apparatus. The apparatus may include a network port to directly couple the apparatus to a switch. The apparatus may also include a transmission logic to provide a frame at the network port at a time slot of a switch-associated cycle time. The transmission logic may provide the frame at the time slot at least partially responsive to an offset value and a port number. Related devices, systems and methods are also disclosed.

    Circuit and timer for memory
    4.
    发明授权

    公开(公告)号:US12135902B2

    公开(公告)日:2024-11-05

    申请号:US17812379

    申请日:2022-07-13

    Abstract: Various examples may include an apparatus including a memory to store ingressing data or egressing data, a timer to generate a timing signal responsive to a user-configurable time interval, and a circuit to move the ingressing data or the egressing data from the memory at least partially responsive to the timing signal generated by the timer. Various examples may include a method including receiving a data packet at a network-facing interface, writing data of the data packet into a memory, receiving a timing signal, and responsive to the timing signal, providing the data from the memory at a device-facing interface. Various examples may include a method including receiving data at a device-facing interface, writing the data to a memory, receiving a timing signal, and responsive to the timing signal, providing a data packet including the data at a network-facing interface. Related devices, systems and methods are also disclosed.

    Synchronization of sequence numbers in a network

    公开(公告)号:US11632425B2

    公开(公告)日:2023-04-18

    申请号:US17445523

    申请日:2021-08-20

    Inventor: Lars Ellegaard

    Abstract: Methods of synchronizing sequence numbers of a number of devices of a network are disclosed. A method may include incrementing, at each of a first device and a second device of a network, a sequence number, wherein the sequence number is indicative of a number of frames generated at the associated device since the timing event. The method may also include inserting, at each of the first device and the second device, the sequence number into an associated frame. Related networks and devices are also disclosed.

    CIRCUIT AND TIMER FOR MEMORY
    6.
    发明申请

    公开(公告)号:US20230026431A1

    公开(公告)日:2023-01-26

    申请号:US17812379

    申请日:2022-07-13

    Abstract: Various examples may include an apparatus including a memory to store ingressing data or egressing data, a timer to generate a timing signal responsive to a user-configurable time interval, and a circuit to move the ingressing data or the egressing data from the memory at least partially responsive to the timing signal generated by the timer. Various examples may include a method including receiving a data packet at a network-facing interface, writing data of the data packet into a memory, receiving a timing signal, and responsive to the timing signal, providing the data from the memory at a device-facing interface. Various examples may include a method including receiving data at a device-facing interface, writing the data to a memory, receiving a timing signal, and responsive to the timing signal, providing a data packet including the data at a network-facing interface. Related devices, systems and methods are also disclosed.

    SYNCHRONIZATION OF SEQUENCE NUMBERS IN A NETWORK

    公开(公告)号:US20210385274A1

    公开(公告)日:2021-12-09

    申请号:US17445523

    申请日:2021-08-20

    Inventor: Lars Ellegaard

    Abstract: Methods of synchronizing sequence numbers of a number of devices of a network are disclosed. A method may include incrementing, at each of a first device and a second device of a network, a sequence number, wherein the sequence number is indicative of a number of frames generated at the associated device since the timing event. The method may also include inserting, at each of the first device and the second device, the sequence number into an associated frame. Related networks and devices are also disclosed.

    SYNCHRONIZATION OF ELEMENTS IN A NETWORK

    公开(公告)号:US20210385108A1

    公开(公告)日:2021-12-09

    申请号:US17303124

    申请日:2021-05-20

    Inventor: Lars Ellegaard

    Abstract: A network-synchronization device may include a match filter. The match filter may be configured to generate events for synchronizing operation of elements of a network at least partially responsive to timing frames generated at a network switch. The events for synchronizing operation of the elements may include a first event generated at least partially responsive to first information associated with a first element and a second event generated at least partially responsive to second information associated with a second element. Related systems and methods are also disclosed.

    SYNCHRONIZATION OF SEQUENCE NUMBERS IN A NETWORK

    公开(公告)号:US20210273994A1

    公开(公告)日:2021-09-02

    申请号:US16948908

    申请日:2020-10-05

    Inventor: Lars Ellegaard

    Abstract: Methods of synchronizing sequence numbers of a number of devices of a network are disclosed. A method may include resetting, at each of a first device and a second device of a network, a sequence number to an initial predetermined count value responsive to a timing event. The method may also include generating, at each of the first device and the second device, a frame for transmission. Further, the method may include incrementing, at each of the first device and the second device, the sequence number, wherein the sequence number is indicative of a number of frames generated at the associated device since the timing event. The method may also include inserting, at each of the first device and the second device, the sequence number into an associated frame. Related networks and devices are also disclosed.

    Synchronization of sequence numbers in a network

    公开(公告)号:US11108860B1

    公开(公告)日:2021-08-31

    申请号:US16948908

    申请日:2020-10-05

    Inventor: Lars Ellegaard

    Abstract: Methods of synchronizing sequence numbers of a number of devices of a network are disclosed. A method may include resetting, at each of a first device and a second device of a network, a sequence number to an initial predetermined count value responsive to a timing event. The method may also include generating, at each of the first device and the second device, a frame for transmission. Further, the method may include incrementing, at each of the first device and the second device, the sequence number, wherein the sequence number is indicative of a number of frames generated at the associated device since the timing event. The method may also include inserting, at each of the first device and the second device, the sequence number into an associated frame. Related networks and devices are also disclosed.

Patent Agency Ranking