公开(公告)号：US11445157B2

公开(公告)日：2022-09-13

申请号：US17150828

申请日：2021-01-15

Applicant: Micron Technology, Inc.

Inventor： Fa-Long Luo ,  Jaime C. Cummins ,  Tamara Schmitz

IPC: H04N9/67 ,  H04N1/60 ,  G06F17/16 ,  H04N9/73

Abstract: Apparatuses, systems, and methods related to an image processor formed in an array of memory cells are described. An image processor as described herein is configured to reduce complexity and power consumption and/or increase data access bandwidth by performing image processing in the array of memory cells relative to image processing by a host processor external to the memory array. For instance, one apparatus described herein includes sensor circuitry configured to provide an input vector, as a plurality of bits that corresponds to a plurality of color components for an image pixel, and an image processor formed in an array of memory cells. The image processor is coupled to the sensor circuitry to receive the plurality of bits of the input vector. The image processor is configured to perform a color correction operation in the array by performing matrix multiplication on the input vector and a parameter matrix to determine an output vector that is color corrected.

公开(公告)号：US20230007220A1

公开(公告)日：2023-01-05

申请号：US17941181

申请日：2022-09-09

Applicant: Micron Technology, Inc.

Inventor： Fa-Long Luo ,  Jaime C. Cummins ,  Tamara Schmitz

IPC: H04N9/67 ,  H04N1/60 ,  G06F17/16 ,  H04N9/73

Abstract: Apparatuses, systems, and methods related to an image processor formed in an array of memory cells are described. An image processor as described herein is configured to reduce complexity and power consumption and/or increase data access bandwidth by performing image processing in the array of memory cells relative to image processing by a host processor external to the memory array. For instance, one apparatus described herein includes sensor circuitry configured to provide an input vector, as a plurality of bits that corresponds to a plurality of color components for an image pixel, and an image processor formed in an array of memory cells. The image processor is coupled to the sensor circuitry to receive the plurality of bits of the input vector. The image processor is configured to perform a color correction operation in the array by performing matrix multiplication on the input vector and a parameter matrix to determine an output vector that is color corrected.

公开(公告)号：US10440341B1

公开(公告)日：2019-10-08

申请号：US16002644

申请日：2018-06-07

Applicant: Micron Technology, Inc.

Inventor： Fa-Long Luo ,  Jaime C. Cummins ,  Tamara Schmitz

IPC: H04N9/67 ,  H04N1/60 ,  G06F17/16 ,  H04N9/73

Abstract: Apparatuses, systems, and methods related to an image processor formed in an array of memory cells are described. An image processor as described herein is configured to reduce complexity and power consumption and/or increase data access bandwidth by performing image processing in the array of memory cells relative to image processing by a host processor external to the memory array. For instance, one apparatus described herein includes sensor circuitry configured to provide an input vector, as a plurality of bits that corresponds to a plurality of color components for an image pixel, and an image processor formed in an array of memory cells. The image processor is coupled to the sensor circuitry to receive the plurality of bits of the input vector. The image processor is configured to perform a color correction operation in the array by performing matrix multiplication on the input vector and a parameter matrix to determine an output vector that is color corrected.

公开(公告)号：US20210144350A1

公开(公告)日：2021-05-13

申请号：US17150828

申请日：2021-01-15

Applicant: Micron Technology, Inc.

Inventor： Fa-Long Luo ,  Jaime C. Cummins ,  Tamara Schmitz

IPC: H04N9/67 ,  H04N1/60 ,  G06F17/16 ,  H04N9/73

Abstract: Apparatuses, systems, and methods related to an image processor formed in an array of memory cells are described. An image processor as described herein is configured to reduce complexity and power consumption and/or increase data access bandwidth by performing image processing in the array of memory cells relative to image processing by a host processor external to the memory array. For instance, one apparatus described herein includes sensor circuitry configured to provide an input vector, as a plurality of bits that corresponds to a plurality of color components for an image pixel, and an image processor formed in an array of memory cells. The image processor is coupled to the sensor circuitry to receive the plurality of bits of the input vector. The image processor is configured to perform a color correction operation in the array by performing matrix multiplication on the input vector and a parameter matrix to determine an output vector that is color corrected.

公开(公告)号：US10897605B2

公开(公告)日：2021-01-19

申请号：US16550707

申请日：2019-08-26

Applicant: Micron Technology, Inc.

Inventor： Fa-Long Luo ,  Jaime C. Cummins ,  Tamara Schmitz

IPC: H04N9/67 ,  H04N1/60 ,  G06F17/16 ,  H04N9/73

Abstract: Apparatuses, systems, and methods related to an image processor formed in an array of memory cells are described. An image processor as described herein is configured to reduce complexity and power consumption and/or increase data access bandwidth by performing image processing in the array of memory cells relative to image processing by a host processor external to the memory array. For instance, one apparatus described herein includes sensor circuitry configured to provide an input vector, as a plurality of bits that corresponds to a plurality of color components for an image pixel, and an image processor formed in an array of memory cells. The image processor is coupled to the sensor circuitry to receive the plurality of bits of the input vector. The image processor is configured to perform a color correction operation in the array by performing matrix multiplication on the input vector and a parameter matrix to determine an output vector that is color corrected.