-
公开(公告)号：US5301366A
公开(公告)日：1994-04-05
申请号：US864988
申请日：1992-04-07
CPC分类号： H03L7/23
摘要： A communication system and a method for using an approximating frequency synthesizer with frequency correction by digital signal processing (DSP) means to provide a radio transmitter or receiver with rapid high resolution tuning capabilities. A user selects a frequency upon which he wishes to transmit or receive information. An approximating synthesizer is used to provide an RF injection frequency. A radio controller interprets the user selected frequency and determines the closet available approximating synthesizer frequency. The controller commands the approximating synthesizer to the determined available frequency and calculates the difference in the determined available frequency and the user selected frequency. The calculated difference or error is passed on to the DSP for correction during frequency mixing in a single or multiple step process.
摘要翻译： 通过数字信号处理（DSP）使用具有频率校正的近似频率合成器的通信系统和方法意味着为无线电发射机或接收机提供快速的高分辨率调谐能力。 用户选择他希望发送或接收信息的频率。 近似合成器用于提供射频注入频率。 无线电控制器解释用户选择的频率，并确定衣柜可用近似合成器频率。 控制器将近似合成器命令为确定的可用频率，并计算所确定的可用频率和用户选择的频率之间的差异。 计算的差异或误差在单个或多个步骤过程中在频率混合期间传递给DSP进行校正。
-
2.发明授权System for phase, gain, and DC offset error correction for a quadrature modulator 有权用于正交调制器的相位，增益和直流偏移纠错系统公开(公告)号：US07382833B1
公开(公告)日：2008-06-03
申请号：US09931493
申请日：2001-08-16
IPC分类号： H04K1/02
CPC分类号： H04L27/368 , H04L27/364 , H04L2027/0016
摘要： A quadrature modulator compensation system for compensating the transmission of a source signal includes a transmitter which uses a transmitter input signal to generate a transmitter output. Calibration circuitry generates at least one of a phase error estimate of the transmitter, a gain error estimate of the transmitter, and a dc offset estimate. Predistortion circuitry receives the estimates and the source signal as inputs and provides the transmitter input signal as a function of the estimates.
摘要翻译： 用于补偿源信号的传输的正交调制器补偿系统包括使用发射机输入信号来生成发射机输出的发射机。 校准电路产生发射机的相位误差估计，发射机的增益误差估计和直流偏移估计中的至少一个。 预失真电路接收估计值和源信号作为输入，并提供发射机输入信号作为估计值的函数。
-
公开(公告)号：US06397050B1
公开(公告)日：2002-05-28
申请号：US09290726
申请日：1999-04-12
IPC分类号： H04B1700
CPC分类号： H03G3/344 , H04B1/1027
摘要： A squelch circuit for a radio receiver that detects the presence of speech by utilizing a filter bank for filtering an intermediate frequency or baseband signal from the radio receiver into band-pass signals, detecting the magnitude of the band-pass signals, and separating the signal magnitudes into a speech and noise detector. The speech detector determines if speech is present by determining if syllabic variations are present in the speech detector signals and selects a voice band average signal with a maximum difference in syllabic variations, and generates a speech detector decision when speech is present. The noise detector makes a noise detector decision when speech is present by obtaining a minimum noise detector signal and comparing the minimum noise detector signal to a threshold scaled voice band average signal associated with the maximum difference in syllabic variations. A final decision is made when the speech detector decision and the noise detector decision both indicate speech and the audio output is enabled and held on for a predetermined hold time.
摘要翻译： 一种用于通过利用滤波器组来检测语音存在的无线电接收机的静噪电路，用于将来自无线电接收机的中频或基带信号滤波成带通信号，检测带通信号的大小，以及分离信号 大小进入语音和噪声检测器。 语音检测器通过确定语音检测器信号中是否存在音节变化来确定语音是否存在，并且选择具有音节变化的最大差异的语音频带平均信号，并且当语音存在时产生语音检测器决定。 噪声检测器通过获得最小噪声检测器信号并将最小噪声检测器信号与与音节变化中的最大差异相关联的阈值缩放语音频带平均信号进行比较，从而在语音存在时进行噪声检测器判定。 当语音检测器判定和噪声检测器判定都指示语音并且音频输出被启用并保持在预定保持时间时，作出最终决定。
-
公开(公告)号：US07573962B1
公开(公告)日：2009-08-11
申请号：US11782529
申请日：2007-07-24
CPC分类号： H03M13/258 , H03M13/256 , H03M13/27 , H04L1/005 , H04L1/0065 , H04L1/0071 , H04L1/08
摘要： A diversity code transmission system and method are disclosed. The method including demodulating a first transmission signal using a first continuous phase demodulator resulting in a first output and passing the first output to a first de-interleaver resulting in a second output. The method further including demodulating a second transmission signal using a second continuous phase demodulator resulting in a third output and summing the second output and the third output resulting in a fourth output. The method also includes passing the fourth output to a second de-interleaver resulting in a fifth output and decoding the fifth output to provide a symbol output. The method also includes passing a decoded fifth output to a first interleaver and providing a first interleaver output to the second continuous phase demodulator. Last the method is repeated in an iterative process.
摘要翻译： 公开了一种分集码传输系统和方法。 该方法包括使用第一连续相位解调器来解调第一传输信号，导致第一输出并将第一输出传递给第一解交织器，导致第二输出。 该方法还包括使用第二连续相位解调器来解调第二传输信号，产生第三输出并对第二输出和第三输出进行求和，得到第四输出。 该方法还包括将第四输出传递给第二解交织器，得到第五输出并解码第五输出以提供符号输出。 该方法还包括将解码的第五输出传递给第一交织器，并向第二连续相位解调器提供第一交织器输出。 最后，迭代过程重复该方法。
-
公开(公告)号：US07281174B1
公开(公告)日：2007-10-09
申请号：US10957086
申请日：2004-10-01
IPC分类号： G06F11/00
CPC分类号： H03M13/258 , H03M13/256 , H03M13/27 , H04L1/005 , H04L1/0065 , H04L1/0071 , H04L1/08
摘要： A diversity code transmission system is disclosed. The diversity code transmission system comprises an encoder encoding a set of bits. The system also comprises an interleaver receiving the encoded bits and providing an output. A coder or modulator for providing a first transmission signal is also used. The interleaver iteratively receives its own output to provide an iterated output to a coder or modulator to provide a diversity transmission signal. The receiving system supports iterative decoding and joint iterative demodulation and decoding.
摘要翻译： 公开了一种分集码传输系统。 分集码传输系统包括编码一组位的编码器。 该系统还包括接收编码比特并提供输出的交织器。 还使用用于提供第一传输信号的编码器或调制器。 交织器迭代地接收其自己的输出以向编码器或调制器提供迭代输出以提供分集传输信号。 接收系统支持迭代解码和联合迭代解调和解码。
-
-
-
-
搜索结果
5 条记录 (耗时 0.017 秒)
